Cadence 数字和定制/模拟设计流程获得台积电最新 N4P 和 N3E 工艺认证
ä¸å½ä¸æµ·,2022 å¹´ 10 æ 27 æ¥ —— 楷ç»çµåï¼ç¾å½ Cadence å ¬å¸ï¼NASDAQï¼CDNSï¼ä»æ¥å®£å¸ï¼Cadence® æ°ååå®å¶/模æè®¾è®¡æµç¨å·²è·å¾å°ç§¯çµææ° N4P å N3E å·¥èºè®¤è¯ï¼æ¯ææ°ç设计è§åæåï¼DRMï¼å FINFLEX™ææ¯ãéè¿æç»çåä½ï¼ä¸¤å®¶å ¬å¸è¿æä¾äºç¸åºç N4P å N3E å·¥èºè®¾è®¡å¥ä»¶ï¼PDKsï¼ï¼å¯å å¿«ç§»å¨ã人工æºè½åè¶ å¤§è§æ¨¡è®¡ç®å è¿èç¹è®¾è®¡åæ°ã客æ·å·²å¼å§ä½¿ç¨ææ°çå°ç§¯çµå·¥èºææ¯åç»è¿è®¤è¯ç Cadence æµç¨æ¥å®ç°æä½³çåçãæ§è½åé¢ç§¯ï¼PPAï¼ç®æ ï¼å¹¶ç¼©çä¸å¸æ¶é´ã
ææ°ç N4P å N3E æ°åå ¨æµç¨è®¤è¯
Cadence åå°ç§¯çµç åå¢éç´§å¯åä½ï¼ç¡®ä¿æ°åæµç¨ç¬¦åå°ç§¯çµç N4P å N3E å è¿å·¥èºè®¤è¯è¦æ±ãCadence 宿´çRTL-to-GDSæµç¨å æ¬Innovus™ Implementation SystemãQuantus™ Extraction SolutionãQuantus FS SolutionãTempus™ Timing Signoff SolutionåECO OptionãPegasus™ Verification SystemãLiberate™ Characterization SolutionãVoltus™IC Power Integrity Solution以åVoltus-Fi Custom Power Integrity SolutionãCadence Genus™Synthesis Solutionå颿µæ§ iSpatial ææ¯ä¹æ¯æå°ç§¯çµ N4P å N3E å·¥èºææ¯ã
æ°åå ¨æµç¨æä¾äºæ¯æå°ç§¯çµ N4P å N3E å·¥èºææ¯çå ä¸ªå ³é®åè½ï¼å æ¬ä»åæå°ç¾æ ¸å·¥ç¨åæ´å (ECO) çåçæ··åé«åº¦åå è¡ä¼åï¼å¯å®ç°æ´å¥½ç PPAï¼åºäºæ ååå è¡çæ¾ç½®ï¼ä¸ç¾æ ¸æè¯å¥½ç¸å ³æ§ç宿½ç»æï¼å¯å å¿«è®¾è®¡æ¶æï¼å¢å¼ºçè¿åæ¯æ±æ¯æï¼å¯æé«è®¾è®¡æ§è½ï¼å å«å¤§éå¤é«åº¦ãçµåéå¼ (VT) å驱å¨å¼ºåº¦åå ç大ååºï¼æ¶åºç¨³å¥æ§åå 表å¾ååæï¼ä½¿ç¨èåæç¥ç STA è¿è¡å¯é æ§å»ºæ¨¡ï¼ä»¥åCCSP æ¨¡åæ¹è¿ï¼ä¸ºéè¿ Voltus IC Power Integrity Solution è¿è¡ç忿便´å¥½çåç¡®æ§åç®å表å¾ã
ææ°ç N4P å N3E å®å¶/æ¨¡ææµç¨è®¤è¯
Cadence Virtuoso®Design Platformå æ¬Virtuoso Schematic EditorãVirtuoso ADE Product SuiteåVirtuoso Layout Suiteï¼ä»¥åSpectre® Simulation Platformå æ¬Spectre X SimulatorãSpectre Accelerated Parallel Simulatorï¼APSï¼ãSpectre eXtensive Partitioning Simulator ï¼XPSï¼åSpectre RF Optionï¼åå·²è·å¾å°ç§¯çµ N4P å N3E å·¥èºè®¤è¯ãVirtuoso Design Platformä¸Innovus Implementation Systemç´§å¯éæï¼éè¿ä¸ä¸ªå ±ç¨çæ°æ®åºæ¥æ¹åæ··åä¿¡å·è®¾è®¡çå®ç°æ¹æ³ã
å®å¶è®¾è®¡åèæµç¨ï¼CDRFï¼ä¹å·²ç»è¿ä¼åï¼å¯æ¯æææ°ç N4P å N3E å·¥èºææ¯ãVirtuoso Schematic EditorãVirtuoso ADE SuiteåéæçSpectre®X Simulator帮å©å®¢æ·ææç®¡çç©çè§ä»¿çãç»è®¡åæã设计ä¸å¿ååçµè·¯ä¼åãVirtuoso Layout Suiteå·²ç»è¿è°ä¼ï¼å©ç¨åºäºè¡çå®ç°æ¹æ³ï¼å®ç°é«æå¸å±ï¼å ·ææ¾ç½®ãå¸çº¿ãå¡«å åèææå ¥åè½ï¼å¢å¼ºç模æè¿ç§»åå¸å±å¤ç¨åè½ï¼éæçå¯çåæ°æåå EM-IR æ£æ¥ï¼ä»¥åéæçç©çéªè¯åè½ã
“æä»¬ç»§ç»ä¸ Cadence å¯ååä½ï¼ç¡®ä¿å®¢æ·å¯ä»¥æ¾å¿å°ä½¿ç¨æä»¬æå è¿ç N4P å N3E ææ¯ä»¥åç»è¿è®¤è¯ç Cadence æ°ååå®å¶/æ¨¡ææµç¨ï¼”å°ç§¯çµè®¾è®¡åºç¡è®¾æ½ç®¡çé¨é¨è´è´£äºº Dan Kochpatcharin 表示3è¿ä¸èåå¯ä»¥ä½¿å°ç§¯çµçå è¿ææ¯ä¸ Cadence é¢å çè®¾è®¡è§£å³æ¹æ¡ç¸ç»åï¼æå©äºæä»¬çå ±åå®¢æ·æ»¡è¶³ä¸¥æ ¼çåèåæ§è½è¦æ±ï¼å¹¶è¿ éåå¸åºæ¨åºä»ä»¬çä¸ä¸ä»£ç¡ åæ°äº§åã”
“éè¿ä¸å°ç§¯çµçé¿æåä½ï¼æä»¬ç»§ç»è´åäºææ¯åæ°ï¼ä½¿æä»¬çå ±å客æ·å®ç°ä»ä»¬ç PPA åç产åç®æ ï¼”Cadence å ¬å¸èµæ·±å¯æ»è£å ¼æ°ååç¾æ ¸äºä¸é¨æ»ç»ç Chin-Chi Teng å士表示3æä»¬ä¸å°ç§¯çµçææ°å使æå次å°è¯äºæä»¬çæ¿è¯ºï¼å³å©ç¨æä»¬çæµç¨åå°ç§¯çµçå è¿ææ¯å¸®å©å®¢æ·å®ç°åè¶ç设计ï¼ä»ä»¬çåæ°äº§åæ»æ¯ä»¤äººæè®¶ä¸å·²ã”
Cadence æ°ååå®å¶/模æå è¿èç¹è§£å³æ¹æ¡å·²é对å°ç§¯çµ N4P å N3E å·¥èºææ¯è¿è¡äºä¼åï¼æ¯æ Cadence æºè½ç³»ç»è®¾è®¡ï¼Intelligent System Design™ï¼æç¥ã该æç¥å¯å©å客æ·å®ç°åè¶çç³»ç»çº§è¯çï¼SoCï¼è®¾è®¡ãå¦éè¿ä¸æ¥äºè§£Cadenceçå è¿èç¹è§£å³æ¹æ¡ï¼è¯·è®¿é®ï¼www.cadence.com/go/advndn4pn3e
å ³äº Cadence
Cadence å¨è®¡ç®è½¯ä»¶é¢åæ¥æè¶ è¿ 30 å¹´çä¸ä¸ç»éªï¼æ¯çµå设计产ä¸çå ³é®é¢å¯¼è ãåºäºå ¬å¸çæºè½ç³»ç»è®¾è®¡æç¥ï¼Cadence è´åäºæä¾è½¯ä»¶ã硬件å IP 产åï¼å©åçµå设计æ¦å¿µæä¸ºç°å®ãCadence æ¥æä¸çä¸æå ·åæ°ç²¾ç¥çä¼ä¸å®¢æ·ç¾¤ï¼ä»ä»¬åè¶ å¤§è§æ¨¡è®¡ç®ã5G éè®¯ãæ±½è½¦ãç§»å¨ãèªç©ºãæ¶è´¹çµåãå·¥ä¸åå»ççæå ·æ´»åçåºç¨å¸åºäº¤ä»ä»è¯çãçµè·¯æ¿å°å®æ´ç³»ç»çåè¶çµå产åãCadence å·²è¿ç»å «å¹´ååç¾å½ãè´¢å¯ãæå¿è¯éç 100 å®¶æéåå·¥ä½çå ¬å¸ãå¦éäºè§£æ´å¤ä¿¡æ¯ï¼è¯·è®¿é®å ¬å¸ç½ç« cadence.com.
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related News
- Cadence数字和定制/模拟设计流程成功通过最新TSMC N2 认证
- Cadence 数字与自定义/模拟流程获得最新TSMC N3 和 N4 认证
- 创意电子采用 Cadence 数字解决方案完成首款台积电 N3 制程芯片及首款 AI 优化的 N5 制程设计
- Cadence 定制设计迁移流程加速现可支持 TSMC N3E 及 N2 工艺技术