UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
Vendor:
Cadence Design Systems, Inc.
Category:
Protocol Bridge
Simulation VIP for OCP
In production since 2011 for dozens of designs.
Overview
In production since 2011 for dozens of designs.
The Cadence OCP Verification IP (VIP) provides a mature, highly capable compliance verification solution for the OCP Protocol. Used on multiple production designs, the OCP VIP is applicable for Intellectual Property (IP), System-on-Chip (SoC), and system-level verification. The VIP is compatible with the industry standard Universal Verification Methodology (UVM) and runs on all leading simulators.
he Open Core Protocol International Partnership (OCP-IP) defines a point-to-point interface between two communicating entities, such as IP cores and bus interface modules (bus wrappers). One entity acts as the manager of the OCP instance and the other as the subordinate. Only the manager can present commands and is the controlling entity. The subordinate responds to commands presented to it.
Supported specification: OCP-IP Protocol v2.1, v2.2, and v3.0.
Key features
- Feature Name
- Description
- OCP Manager
- Full behavior of unlimited number of OCP managers capable of generating all types of OCP transfers
- Blocking and Non-Blocking Flow Control Options
- Supports both the blocking and non-blocking flow control options for the requests
- Cache Coherence Extension
- Partially supports the cache coherence feature. It supports both the main port and legacy port functionality. It supports only self-intervention as part of the intervention port functionality
- Clock Enable
- Supports the enable signal for clock
- Connect/Disconnect Feature
- Supports Connect-Disconnect feature for both Manager and Subordinate
- Enhanced Semantics for Write Response Enabled
- Ensures that the WRNP/WRC commands always have responses
- Multi-Threading and Tagging
- Supports multiple thread ids and multiple tag ids
- Out-Of-Order Response
- Supports out of order responses
- Request Interleaving
- Supports request interleaving. The interleaving depth is determined from the signal MAtomicLength
- Responding to Bus Traffic as an OCP Subordinate
- Emulates the full behavior of an unlimited number of OCP subordinates that respond to traffic over a bus and generates all types of responses to a DUT manager, according to OCP 2.2 Specification
- Synchronous and Asynchronous Reset
- Supports both synchronous and asynchronous reset. It also supports reset on the fly
Block Diagram
Simulation VIP for OCP block diagram
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
Simulation VIP for OCP
Vendor
Cadence Design Systems, Inc.
Type
Verification IP
Provider
Cadence Design Systems, Inc.
HQ:
USA
If you want to achieve silicon success, let Cadence help you choose the right IP solution and capture its full value in your SoC design. Cadence® IP solutions offer the combined advantages of a high-quality portfolio, an open platform, a modern IP factory approach to quality, and a strong ecosystem.
Now you can tackle IP-to-SoC development in a system context, focus your internal effort on differentiation, and leverage multi-function cores to do more, faster.
The Cadence IP Portfolio includes silicon-proven Tensilica® IP cores, analog PHY interfaces, standards-based IP cores, verification IP cores, and other solutions as well as customization services for current and emerging industry standards. The Cadence IP Factory provides you with an automated approach to the customization, delivery, and verification of SoC IP. As a result, you can spend more time on differentiation, with the assurance that you'll meet your performance, power, and area requirements.
Choosing Cadence IP enables you to design with confidence because you have more freedom to innovate your SoCs with less risk and faster time to market.
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures
Synthesizable verification IP speeds design cycle
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.
Frequently asked questions about Protocol Bridge IP cores
What is Simulation VIP for OCP?
Simulation VIP for OCP is a Protocol Bridge IP core from Cadence Design Systems, Inc. listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.