OpenCores Wishbone B3 Synthesizable Transactor
OpenCores Wishbone B3 Synthesizable IP provides a smart way to verify the OpenCores Wishbone B3 component of a SOC or a ASIC in E…
Overview
OpenCores Wishbone B3 Synthesizable IP provides a smart way to verify the OpenCores Wishbone B3 component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's OpenCores Wishbone B3 Synthesizable IP is fully compliant with standard OpenCores Wishbone B3 Specification and provides the following features
Key features
- Compliant to OpenCores Wishbone B3 Protocol
- Support for all types of Wishbone devices
- Master
- Slave
- Supports programmable wait states
- Supports programmable Retry insertion
- Supports programmable Error insertion
- Supports configurable transfer size for read and write transactions
- Supports linear,Fixed and Wrap burst sizes
- Supports flexibility to send completely configured data
- Ability to inject errors during data transfer
- Supports on-the-fly protocol and data checking
Block Diagram
Benefits
- Compatible with testbench writing using SmartDV's VIP
- All UVM sequences/testcases written with VIP can be reused
- Runs in every major emulators environment
- Runs in custom FPGA platforms
What’s Included?
- Synthesizable transactors
- Complete regression suite containing all the OpenCores Wishbone B3 testcases
- Examples showing how to connect various components, and usage of Synthesizable Transactor
- Detailed documentation of all class, task and functions used in verification env
- Documentation contains User's Guide and Release notes
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Provider
Learn more about Protocol Bridge IP core
Script/simulation approach speeds SoC verification
A comparison of Network-on-Chip and Busses
Synthesizable verification IP speeds design cycle
Synthesizable Verification IP
IP Core for an H.264 Decoder SoC
Frequently asked questions about Protocol Bridge IP cores
What is OpenCores Wishbone B3 Synthesizable Transactor?
OpenCores Wishbone B3 Synthesizable Transactor is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this Protocol Bridge?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.