Vendor: SmartDV Technologies Category: Protocol Bridge

OpenCores Wishbone B3 Synthesizable Transactor

OpenCores Wishbone B3 Synthesizable IP provides a smart way to verify the OpenCores Wishbone B3 component of a SOC or a ASIC in E…

Overview

OpenCores Wishbone B3 Synthesizable IP provides a smart way to verify the OpenCores Wishbone B3 component of a SOC or a ASIC in Emulator or FPGA platform. The SmartDV's OpenCores Wishbone B3 Synthesizable IP is fully compliant with standard OpenCores Wishbone B3 Specification and provides the following features

Key features

  • Compliant to OpenCores Wishbone B3 Protocol
  • Support for all types of Wishbone devices
    • Master
    • Slave
  • Supports programmable wait states
  • Supports programmable Retry insertion
  • Supports programmable Error insertion
  • Supports configurable transfer size for read and write transactions
  • Supports linear,Fixed and Wrap burst sizes
  • Supports flexibility to send completely configured data
  • Ability to inject errors during data transfer
  • Supports on-the-fly protocol and data checking

Block Diagram

Benefits

  • Compatible with testbench writing using SmartDV's VIP
  • All UVM sequences/testcases written with VIP can be reused
  • Runs in every major emulators environment
  • Runs in custom FPGA platforms

What’s Included?

  • Synthesizable transactors
  • Complete regression suite containing all the OpenCores Wishbone B3 testcases
  • Examples showing how to connect various components, and usage of Synthesizable Transactor
  • Detailed documentation of all class, task and functions used in verification env
  • Documentation contains User's Guide and Release notes

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
OpenCores Wishbone B3 Transactor
Vendor
SmartDV Technologies
Type
Silicon IP

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.

Learn more about Protocol Bridge IP core

A comparison of Network-on-Chip and Busses

This whitepaper summarizes the limitations of traditional bus-based approaches, introduces the advantages of the generic concept of NoC, and provides specific data about Arteris’ NoC, the first commercial implementation of such architectures

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Protocol Bridge IP cores

What is OpenCores Wishbone B3 Synthesizable Transactor?

OpenCores Wishbone B3 Synthesizable Transactor is a Protocol Bridge IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this Protocol Bridge?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Protocol Bridge IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP