Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
SmartDV Technologies
Category:
SRAM
SGRAM Memory Model
SGRAM Memory Model provides an smart way to verify the SGRAM component of a SOC or a ASIC.
Overview
SGRAM Memory Model provides an smart way to verify the SGRAM component of a SOC or a ASIC. The SmartDV's SGRAM memory model is fully compliant with standard SGRAM Specification and provides the following features. Better than Denali Memory Models.
SGRAM Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
SGRAM Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Supports SGRAM memory devices from all leading vendors.
- Supports 100% of SGRAM protocol standard IS42G32256-8pQ.
- Supports all the SGRAM commands as per the specs.
- Quickly validates the implementation of the SGRAM standard IS42G32256-8pQ.pdf.
- Supports dual internal banks.
- Supports Mode register and special mode register programming.
- Supports Programmable burst lengths: 1,2,4,8 or full page.
- Supports for Block write and masked write.
- Supports for programmable CAS latency.
- Supports for auto precharge and auto refresh.
- Supports for Power Down features.
- Supports for input clock stop.
- Supports for clock suspend.
- Supports for x32 device type.
- Supports 16MB Memory density.
- Supports for Define Special Function.
- Supports for the following modes of burst type control.
- Basic mode
- Special mode
- Random mode
- Interrupt mode
- Supports for burst terminate.
- Supports the following burst order.
- Sequential
- Interleave
- Supports for self refresh mode.
- Supports data mask for write and block write.
- Checks for following
- Check-points include power up initialization and power off rules,
- State based rules, Active Command rules,
- Read/Write Command rules etc.
- All timing violations.
- Supports for full-timing as well as behavioral versions in one model.
- Supports for all timing delay ranges in one model: min, typical and max.
- Protocol checker fully compliant with SGRAM Specification IS42G32256-8pQ.pdf.
- Models, detects and notifies the test bench of significant events such as transactions, warnings, timings and protocol violations.
- Constantly monitors SGRAM behavior during simulation.
- Built in functional coverage analysis.
- Supports Callbacks, so that user can access the data observed by monitor.
Block Diagram
SGRAM Memory Model block diagram
Benefits
- Faster testbench development and more complete verification of SGRAM designs.
- Easy to use command interface simplifies monitor control and configuration.
- Simplifies results analysis.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the SGRAM testcases.
- Examples showing how to connect and usage of Model.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation also contains User's Guide and Release notes.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
SGRAM Memory Model
Vendor
SmartDV Technologies
Provider
SmartDV Technologies
HQ:
India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is SGRAM Memory Model?
SGRAM Memory Model is a SRAM IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.