Timing Fragility Aware Selective Hardening of RISCV Soft Processors on SRAM Based FPGAs
This paper introduces a timing fragility aware selective hardening methodology for RISCV soft processors implemented on SRAM based FPGAs.
Vendor:
SmartDV Technologies
Category:
SRAM
QDR4 Memory Model
QDR4 Memory Model provides an smart way to verify the QDR4 component of a SOC or a ASIC.
Overview
QDR4 Memory Model provides an smart way to verify the QDR4 component of a SOC or a ASIC. The SmartDV's QDR4 memory model is fully compliant with standard QDR4 Specification and provides the following features. Better than Denali Memory Models.
QDR4 Memory Model is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env
QDR4 Memory Model comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.
Key features
- Supports QDR4 memory devices from all leading vendors.
- Supports 100% of QDR4 protocol standard CY7C4142KV13.
- Supports for 144-Mbit density (8M × 18, 4M × 36)
- Supports for Eight-bank architecture enables one access per bank per cycle
- Supports for Two-word burst on all accesses
- Supports for Dual independent bidirectional data ports
- Supports for Double data rate (QDR4) data ports
- Supports concurrent read/write transactions on both ports
- Supports for Single address port used to control both data ports
- Supports for QDR4 address signaling
- Supports for Single data rate (SDR) control signaling
- Supports for High-speed transceiver logic (HSTL) and stub series terminated logic (SSTL) compatible signaling (JESD8-16Acompliant)
- Supports for Pseudo open drain (POD) signaling (JESD8-24 compliant)
- Supports for Programmable for clock, address/command, and data inputs
- Supports for Internal self-calibration of output impedance through ZQ pin
- Supports for Bus inversion to reduce switching noise and power
- Supports for Programmable on/off for address and data
- Supports for Address bus parity error protection
- Supports for Training sequence for per-bit de skew
- Supports for On-chip error correction code (ECC) to reduce soft error rate (SER)
- Supports all the QDR4 commands as per the specs.
- Supports for full-timing as well as behavioral versions in one model.
- Supports for all timing delay ranges in one model: min, typical and max.
- Protocol checker fully compliant with QDR4 Specification CY7C4142KV13.
- Models, detects and notifies the test bench of significant events such as transactions, warnings, and timing protocol violations.
- Notifies the test bench of significant events such as transactions, warnings, timing and protocol violations.
- Constantly monitors QDR4 behavior during simulation.
- Built in functional coverage analysis.
- Supports Callbacks, so that user can access the data observed by monitor.
Block Diagram
QDR4 Memory Model block diagram
Benefits
- Faster testbench development and more complete verification of QDR4 designs.
- Easy to use command interface simplifies monitor control and configuration.
- Simplifies results analysis.
- Runs in every major simulation environment.
What’s Included?
- Complete regression suite containing all the QDR4 testcases.
- Examples showing how to connect and usage of Model.
- Detailed documentation of all class, task and function's used in verification env.
- Documentation also contains User's Guide and Release notes.
Specifications
Identity
Part Number
QDR4 Memory Model
Vendor
SmartDV Technologies
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
SmartDV Technologies
HQ:
India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.
Learn more about SRAM IP core
Novel Trade-offs in 5 nm FinFET SRAM Arrays at Extremely Low Temperatures
Why SRAM PUF Technology Is the Bedrock of Dependable Security in Any Chip
Vincent van der Leest, Synopsys
AI-driven SRAM demand needs integrated repair and security
Increasing popularity of AI applications and DPU architecture has led to growing demand for higher SRAM densities, in turn placing challenges on SRAM yield and reliability.
A comparison of SRAM vs quantum-derived semiconductor PUFs
This article explores the relative performance of SRAM PUF and quantum-derived semiconductor PUF technologies for IoT security.
Basics of SRAM PUF and how to deploy it for IoT security
This article covers the basics of what an SRAM PUF (physical unclonable function) is and how it works, as well as the functionality it offers in internet of things (IoT) security as the trust anchor for any device.
Frequently asked questions about SRAM IP cores
What is QDR4 Memory Model?
QDR4 Memory Model is a SRAM IP core from SmartDV Technologies listed on Semi IP Hub.
How should engineers evaluate this SRAM?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this SRAM IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.