Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Noesis Technologies
Category:
Filters Transforms
Programmable OFDM Channel Estimator
The wideband OFDM signal suffers from frequency selective fading.
Overview
The wideband OFDM signal suffers from frequency selective fading. Therefore it is necessary to identify and invert the discrete transfer function of the channel. The accurate channel estimation is achieved with the exploitation of known reference signals and pilots into the OFDM frame. The ntCH_EST core uses the pilots to determine the channel impulse response in the frequency domain. Channel estimation is performed on a block-per-block basis, where one block is composed of a programmable number of OFDM symbols. The pilot allocation and the block size is fully programmable. The ntCH_EST implements estimation formulas based on Linear Least Squares (LS) and 1D linear interpolation algorithms for optimum trade-off between complexity and accuracy. Specifically the channel estimation performs the following block based operations:
- Computation of the expected pilot positions and the expected pilot modulation.
- Isolation of the pilot subcarriers from the incoming signal.
- Averaging of the pilot values for the selected channel estimation block to achieve better estimation results.
- Applying the channel estimation formula and calculating the discrete frequency transfer function value for each pilot.
- Interpolating, using linear interpolation techniques, the estimated values in the frequency domain to extract the transfer function for the data subcarriers.
The ntCH_EST supports programmable pilot patterns and programmable OFDM frame size. It is a fully synchronous design, using single clock. It is silicon proven in ASIC and FPGA technologies for a variety of applications.
Key features
- Fully configurable, high throughput, OFDM Channel Estimator.
- Programmable pilot patterns.
- Estimation based on Linear Least Squares (LS) and 1D linear interpolation algorithms for optimum trade-off between complexity and accuracy.
- Programmable OFDM frame size.
- Fully synchronous design, using single clock.
- Silicon proven in ASIC and FPGA technologies for a variety of applications.
Block Diagram
ntCH_EST block diagram
Applications
- Wireless broadband – IEEE 802.16.
- Digital Audio Broadcasting (DAB)
- DVB (ETS 300 421 – Satelite).
- DVB (ETS 300-429 – Cable).
- ADSL (ANSI T1.413, ETS 101 388).
- Wireless LAN (IEEE 802.11 WiFi, Hiperlan/2)
- Forth generation (4-G) wireless communications.
- Power line communications (ITU-T 9960 G.hn).
What’s Included?
- Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
- VHDL or Verilog test benches and example configuration files.
- Matlab model.
- Comprehensive technical documentation.
- Technical support.
Files
Note: some files may require an NDA depending on provider policy.
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 180nm | BCDG2 | Silicon Proven |
Specifications
Identity
Part Number
ntCH_EST
Vendor
Noesis Technologies
Type
Silicon IP
Provider
Noesis Technologies
HQ:
Greece
Noesis Technologies specializes in design,development and marketing of high quality, cost effective communication IP cores and provides expert ASIC/FPGA design services in telecom DSP area.
Our solutions are key components to the most sophisticated telecom systems. Backed-up by our leading-edge expertise on forward error correction, encryption and networking technology as well as on DSP algorithm development we provide robust solutions that are used to improve data quality, increase bandwidth or reduce the overall system cost of end-application.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is Programmable OFDM Channel Estimator?
Programmable OFDM Channel Estimator is a Filters Transforms IP core from Noesis Technologies listed on Semi IP Hub. It is listed with support for tsmc Silicon Proven.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.