Processor Architecture for High Performance Video Decode
Processor Architecture for High Performance Video Decode
Vendor:
Noesis Technologies
Category:
Filters Transforms
OFDM synchronization unit
Noesis Technologies ntSYNC is a fully programmable component used to achieve time and frequency synchronization in OFDM technolog…
Overview
Noesis Technologies ntSYNC is a fully programmable component used to achieve time and frequency synchronization in OFDM technology physical layer implementations. It interfaces directly with the physical layer’s front-end (line/RF) interface and using a cross-correlation proprietary algorithm to find the starting point of a received data frame. The generic design approach as well as a number of pre-processed optimizations allow for integration to any OFDM compliant physical layer.
The front-end interface feeds the ntSYNC with received signal above a certain power level via the DINI/DINQ ports and flags the signal as valid (DRS). The signal is buffered temporarily in Raw Buffer until raw synchronization phase takes place. The raw synchronization algorithm searches for received power level equal to the a-priori known preamble power levels. The power levels can be programmed via the PWR_THRES input port.
Once raw synchronization is achieved the estimated location of the preamble is decided and the coarse synchronization phase begins. Coarse synchronization searches the preamble estimated location more closely with correlative metrics, approximates the received frames starting point and calculates the channels frequency offset shift on the received signal. The raw buffer discards data before the approximated synchronization point and propagates the rest of the signal to the frequency offset compensation unit. The results are being stored in the fine buffer. Additionally the estimated preamble data are being isolated.
The isolated preamble is correlated against the known generated preamble by the fine synchronization process. Fine synchronization decides the final synchronization point and discards all previous data in the fine buffer. The programmable OFDM control parameters such as cyclic prefix size (CP), sub-channelization operation (SUBCI), the size of the OFDM symbol (OFDM_SIZE) and the number of OFDM symbols that are expected to be included in the received frame (OFDM_NUM) are required in order to decide the end of the received frame, once the synchronization point has been calculated.
Key features
- Fully configurable, high throughput, OFDM synchronization unit.
- Programmable cyclic prefix, sub-channelization index.
- Based on a proprietary modification of Schmidl-Cox synchronization algorithm.
- Programmable OFDM frame size and number of OFDM symbols per frame.
- Fully synchronous design, using single clock.
- Silicon proven in ASIC and FPGA technologies for a variety of applications.
Block Diagram
ntSYNC block diagram
Applications
- The ntSYNC core can be used for synchronization of wireless OFDM baseband modems.
What’s Included?
- Noesis has engaged an “open” licensing philosophy in or-der to allow maximum technology transfer to our client’s engineering teams and to facilitate the integration of our IP cores into our client’s product. Various licensing models are available. The ntSYNC core is available as a soft core (synthesizable HDL) or as a firm core (netlist for FPGA technologies). The following deliverables are included:
- Fully commented synthesizable VHDL or Verilog source code or FPGA netlist.
- VHDL or Verilog test benches and example configura-tion files.
- Matlab model.
- Comprehensive technical documentation.
- Technical support.
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
ntSYNC
Vendor
Noesis Technologies
Type
Silicon IP
Provider
Noesis Technologies
HQ:
Greece
Noesis Technologies specializes in design,development and marketing of high quality, cost effective communication IP cores and provides expert ASIC/FPGA design services in telecom DSP area.
Our solutions are key components to the most sophisticated telecom systems. Backed-up by our leading-edge expertise on forward error correction, encryption and networking technology as well as on DSP algorithm development we provide robust solutions that are used to improve data quality, increase bandwidth or reduce the overall system cost of end-application.
Learn more about Filters Transforms IP core
No size fits all for signal processing on FPGA (RF Engines)
No size fits all for signal processing on FPGA (RF Engines)
Employing general-purpose processors for radio DSP
Employing general-purpose processors for radio DSP
Do's and Don'ts of Architecting the Right FPGA Solution for DSP Design
Finally a Practical ''Do and Don't'' primer on architecting FPGA solutions for DSP design. With more do's than don’ts, the article is a down-to-basics look at how to avoid the pitfalls and realize device benefits
10 FPGA Design Techniques You Should Know
Regardless of whether you are using VHDL, System Verilog, or a different design capture language, there are a number of universal design techniques with which FPGA engineers should be familiar, from the very simple to the most advanced.
How to implement double-precision floating-point on FPGAs
The real results of a double-precision matrix multiply core that can easily be extended to a full DGEMM benchmark are demonstrated.
Frequently asked questions about Filters and Transforms IP cores
What is OFDM synchronization unit?
OFDM synchronization unit is a Filters Transforms IP core from Noesis Technologies listed on Semi IP Hub.
How should engineers evaluate this Filters Transforms?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Filters Transforms IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.