Vendor: T2M GmbH Category: I2C / I3C

MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration.

I3C interface is a fast, low cost, low power, two wire digital interface for sensors in mobile wireless products, compliant with …

Overview

I3C interface is a fast, low cost, low power, two wire digital interface for sensors in mobile wireless products, compliant with MIPI Alliance. Our I3C supports several communication formats all sharing a two wire interface - SDA and SCL. SDA is a bidirectional data pin while SCL can be either a clock pin or a data pin while in HDR mode. The type of communication supported by I3C. I2C-like communication with SCL clock speed up to 12.5 MHz , MIPI-defined transmissions that allow the master to communicate to one or all slaves on the bus.

HDR mode using ternary number symbols to achieve two data transmissions per equivalent clock cycle. A subset of I2C communication to legacy I2C slaves, if present on the bus. Slave initiated request to master, e.g. In-band interrupt, address request.

Key features

  • Compliant with the MIPI Alliance Draft Specification for I3C Version 0.5 Revision 1.0
  • Supports all modes of Master – SDR [12.5 MHz], HDR and HDR-DDR, I2C Modes.
  • Supports interrupt handling.
  • Enables peer to peer communication.
  • Detects hot Join of slave devices.
  • Dynamic Addressing support.
  • Support In-Band Interrupt
  • Automatic retry configurability for failure slave transactions.
  • Error check and reporting of master and slave errors.
  • Highly configurable and gate efficient core.
  • Compliant with AMBA 3 APB Protocol Specification v1.0 for register access.
  • Easy integration and co-existence with I3C devices.
  • Supports Legacy I2C mode
  • Can be configured to work as secondary master
  • Dynamic addressing assignment capability
  • Support for slave generated in-band interrupts
  • Memory for retaining bus device addresses

Block Diagram

Benefits

  • I3C Master can be configured to work as the secondary master
  • I3C Slave configuration – HDR-DDR Slave, SDR-only Slave
  • System Access: APB or AXI
  • Configurable FIFOs

Applications

  • Mobile
  • IOT
  • Automotive
  • In Environmental sensing and other applications like NFC, etc.
  • Mechanical/Motion related application like to name a few: Compass/Magnetometer/Gyro/Accelerometer/Proximity/Touchscreen/ Grip/Time of Flight/Audi/ultrasonic, etc.
  • In biometrics/Health application like to name few: Fingerprint/glucometer/Heart-Rate, etc.

What’s Included?

  • Configurable RTL Code
  • HDL based test bench and behavioral models
  • Test cases
  • Protocol checkers, bus watchers and performance monitors
  • Configurable synthesis shell
  • Documentation
  • Design Guide
  • Verification Guide
  • Synthesis Guide

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI I3C Master v1.1 Controller IP
Vendor
T2M GmbH
Type
Silicon IP

Provider

T2M GmbH
T2M GmbH is the leading Global Technology Company supplying state of the art complex semiconductor connectivity IPs and KGDs, enabling the creation of complex connected devices for Mobile, IoT and Wearable markets. T2M's unique SoC White Box IPs are the design database of mass production RF connectivity chips supporting standards including Wifi, BT, BLE, Zigbee, NFC, LTE, GSM, GNS. They are available in source code as well as KGD for SIP / modules. With offices in USA, Europe, China, Taiwan, South Korea, Japan, Singapore and India, T2M’s highly experienced team provides local support, accelerating product development and Time 2 Market.

Learn more about I2C / I3C IP core

From I2C to I3C: Evolution of Two-Wire Communication in Embedded Systems

The I2C (Inter-Integrated Circuit) Bus invented in 1980 by Philips Semiconductors (NXP Semiconductors today) was a massive step forward in simplifying communications in embedded systems. It is a simple two-wire interface for synchronous, multi-master/multi-slave, single ended serial communication. Fast forward 45 years to today and it is still widely used for attaching low speed peripheral Integrated Circuits (ICs), processors and microcontrollers. But silicon today has changed...

Maximizing the Usability of Your Chip Development: Design with Flexibility for the Future

Early in my career selling chips for Motorola Semiconductor, the ability to spin derivative microcontroller chips for a customer’s specific requirement was relatively straightforward. If the volume looked reasonable, we would tape-out a new chip with a few added features because mask costs and wafers were relatively inexpensive at the larger process nodes. The customer won by getting an MCU tailored to their specific need, and Motorola won by gaining a more committed customer plus another SKU that could be sold to other customers – boosting ROI. With the migration to higher cost FinFET nodes, those times are long gone as the economics no longer work.

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

Frequently asked questions about I2C / I3C IP cores

What is MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration.?

MIPI I3C Master v1.1 Controller IP offers impressive data transmission capacity for sensor integration. is a I2C / I3C IP core from T2M GmbH listed on Semi IP Hub.

How should engineers evaluate this I2C / I3C?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this I2C / I3C IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP