Vendor: SmartDV Technologies Category: MIPI

MIPI DSI Verification IP

MIPI DSI Verification IP provides an smart way to verify the MIPI DSI bi-directional two-wire bus.

Verification IP View all specifications

Overview

MIPI DSI Verification IP provides an smart way to verify the MIPI DSI bi-directional two-wire bus. The SmartDV's MIPI DSI Verification IP is fully compliant with version 1.3.1 MIPI Alliance specification for serial Interface and provides the following features.

MIPI DSI Verification IP is supported natively in SystemVerilog, VMM, RVM, AVM, OVM, UVM, Verilog, SystemC, VERA, Specman E and non-standard verification env

MIPI DSI Verification IP comes with optional Smart Visual Protocol Debugger (Smart ViPDebug), which is GUI based debugger to speed up debugging.

Key features

  • Full MIPI DSI Transmitter and Receiver functionality.
  • Supports 1.3.1 MIPI DSI/2.0 MIPI DSI-2 Specifications.
  • Supports PPI interface.
  • Operates as a Transmitter, Receiver, or both.
  • Supports all types of DPHY short packets
  • Supports all types of DPHY long packets
  • Supports all types of CPHY short packets
  • Supports all types of CPHY long packets
  • Supports all lane configuration
  • Supports 8 lane configuration of DPHY layer
  • Supports 4 lane configuration of CPHY layer
  • Supports multiple packets per transmission
  • Supports differential and single ended mode of operation
  • Supports sync event payloads
  • Supports Display Stream Compression (DSC)
  • Supports 2.0 MIPI DSI-2 Specification
  • Support both DPHY and CPHY
  • Full MIPI DSI-2 Tx and Rx functionality
  • Supports MIPI DBI specification
  • Supports MIPI DCS specification
  • Supports all BTA commands
  • Supports Link Distribution Function
  • Supports skew calibration
  • Supports data scrambling
  • Supports below data rates in DPHY layer
    • 80 to 1500 Mbps per lane without deskew calibration
    • Upto 2500Mbps per lane with deskew calibration
    • Upto 12000Mbps per lane with equalization
  • Supports below data rates in CPHY layer
    • 17.1 Gbps for 3 lanes
    • 5.7 Gbps for 1 lane
  • Supports detection of all timeouts and injection of various timeout errors
  • Supports both high speed and low power packet transmission and reception
  • Supports fine grain control of timing parameters
  • Various kind of Transmitter and Receiver errors generation and detection
    • SoT error
    • Sync error
    • Word count error
    • Sync length error
    • Checksum error
    • ECC error
  • Status counters for various events in bus.
  • Operates as a Transmitter, Receiver, or both
  • Monitor, Detects and notifies the test bench of all protocol and timing errors.
  • Callbacks in node transmitter, receiver and monitor for user processing of data.
  • MIPI DSI/MIPI DSI-2 Verification IP comes with complete test suite to test every feature of MIPI DSI/MIPI DSI-2 specification.
  • Functional coverage for complete MIPI DSI/MIPI DSI-2 features

Block Diagram

Benefits

  • Faster testbench development and more complete verification of MIPI DSI designs.
  • Easy to use command interface simplifies testbench control and configuration of Tx,Rx and monitor
  • Simplifies results analysis.
  • Runs in every major simulation environment.

What’s Included?

  • Complete regression suite containing all the MIPI DSI testcases.
  • Examples showing how to connect various components, and usage of Tx,Rx and Monitor.
  • Detailed documentation of all class, task and function's used in verification env.
  • Documentation also contains User's Guide and Release notes.

Specifications

Identity

Part Number
MIPI DSI VIP
Vendor
SmartDV Technologies
Type
Verification IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

SmartDV Technologies
HQ: India
At SmartDV Technologies™, we believe there’s a better way to approach semiconductor intellectual property (IP) for integrated circuits. We’ve been focused exclusively on IP since 2007—so whether you’re sourcing standards-based design IP for your next SoC, ASIC, or FPGA, or seeking verification solutions (VIP) to put your chip design through its paces, you’ll find SmartDV’s IP straightforward to integrate. By combining proprietary SmartCompiler™ technology with the knowledge of hundreds of expert engineers, SmartDV can customize IP to meet your unique design objectives: quickly, economically, and reliably. Don’t allow other suppliers to force onesize-fits-all cores into your chip design. Get the IP you need, tailored to your specifications, with SmartDV: IP Your Way.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI DSI Verification IP?

MIPI DSI Verification IP is a MIPI IP core from SmartDV Technologies listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP