Vendor: Truechip Solutions Category: MIPI

MIPI DSI v1.3.2 Verification IP

The MIPI DSI with D-PHY Verification IP provides an effective and efficient way to verify the components interfacing with MIPI DS…

Overview

The MIPI DSI with D-PHY Verification IP provides an effective and efficient way to verify the components interfacing with MIPI DSI with D-PHY interface of an IPand SOC. The MIPI DSI with D-PHY VIP is fully compliant to MIPI DSI Specification version 1.3.2 along with MIPI D-PHY Specification version 1.2. The VIP is light weight with easy plug-and- play interface so that there is no hit on the design cycle time.

Key features

  • Compliant to MIPI DSI Specification version 1.3.2 and MIPI D-PHY Specification version 1.2 with PPI interface.
  • Support all Calibration Formats & operations
  • D-PHY supports MFAA and SFAA for DSI TX and RX respectively for Data Lane Module in command mode.
  • D-PHY supports MFAN and SFAN for DSI TX and RX respectively for Data Lane Module in video mode.
  • D-PHY supports MCNN and SCNN for DSI TX and RX respectively for Clock Lane Module at PHY layer.
  • Configurable number of Data Lanes and Sub Links.
  • Supports Data Lane distribution and merging in case of multilane configuration.
  • Supports High-Speed, Low Power Escape, Control modes.
  • Supports 8b9b symbol encoding and decoding.
  • Supports dynamically configurable modes.
  • Supports all Short and Long packet formats.
  • Supports ECC & CRC generation as well as correction/detection.
  • Supports End of Transmission packet along with EOT Sequence.
  • Strong Protocol Monitor with real time exhaustive programmable checks available for each LLP, LM and PHY layer.
  • Supports Dynamic as well as Static Error Injection scenarios at both Protocol and PHY layer.
  • On the fly protocol checking using protocol check functions, static and dynamic assertion.
  • Built in Coverage analysis. Ø Provides a comprehensive user API (callbacks) in Transmitter and Receiver.
  • Graphical analyser for all Layers to show transactions for easy debugging.

Block Diagram

Benefits

  • Available in native SystemVerilog (UVM/OVM/VMM) and Verilog.
  • Unique development methodology to ensure highest levels of quality.
  • Availability of Conformance and Regression Test Suites.
  • 24X5 customer support.
  • Unique and customizable licensing models.
  • Exhaustive set of assertions and cover points with connectivity examples for all the components.
  • Consistency of interface, installation, operation and documentation across all our VIPs.
  • Provide complete solutions and easy integration in IP and SoC environments.

What’s Included?

  • MIPI DSI TX/RX BFM/Agent
  • MIPI DSI Monitor and Scoreboard
  • Testbench Configurations
  • Test Environment & Test Suite:
    • Basic and Directed Protocol Tests
    • Random Tests
    • Error Scenario Tests
    • Assertions & Coverage Tests
  • Integration Guide, User Manual and Release Notes

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
MIPI DSI v1.3.2 Verification IP
Vendor
Truechip Solutions

Provider

Truechip Solutions
HQ: USA
Truechip is a leading provider of Design and Verification solutions – which help you to accelerate your design, lowering the cost and the risks associated in the development of your ASIC, FPGA and SoC. Truechip is a privately held company, with a global footprint and with a strong and experienced leadership team. Truechip was established in 2008 with a Mission to:
  • To create world class Verification IP Solutions
  • To provide expert consultancy to ASIC & SoC Design companies
  • To design SOCs from Architecture to Working Silicon
Our Vision is to:
  • To be the leading provider of Semiconductor IP Solutions
  • To be a one-stop-shop for Design and Verification
Our Guiding Principles are:
  • Customer Success
  • Commitment to Quality
    • Quality of Products
    • Quality of Engineers
  • Best in class Customer Support
  • Ethics and Integrity
We at Truechip leverage the extensive domain knowledge and expertise from current associations to provide complete set of design and verification solutions to our customers.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI DSI v1.3.2 Verification IP?

MIPI DSI v1.3.2 Verification IP is a MIPI IP core from Truechip Solutions listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP