Vendor: Veriest Solutions Ltd. Category: MIPI

MIPI CSI2 Transmit Controller

The Veriest Solutions MIPI CSI-2 v1.1 Transmit Controller facilitates transmission over a standard high-speed unidirectional seri…

Contact Provider Request Datasheet

Overview

The Veriest Solutions MIPI CSI-2 v1.1 Transmit Controller facilitates transmission over a standard high-speed unidirectional serial interface between CSI-2 Transmitter and Receiver. The receiver is typically a host image processor. The transmitter is typically part of a camera device supplying image data. The DPHY is the physical layer block to which the MIPI CSI-2 Transmit controller interfaces for transmission.

The CSI-2 Transmitter receives pixels by way of the ISP Interface or packed data by way of the PDI Interface. The CSI-2 Transmit Controller converts pixels into a byte stream, calculates and appends an ECC value to a short packet or to the header of a long packet. Packets are buffered in a FIFO and synchronized to the High-Speed Byte clock domain and sent to one or more of D-PHY lanes depending upon the lane distribution scheme set by the camera sensor.

Key features

  • Camera Serial Interface (CSI-2) version 1.1
  • D-PHY version 1.1
  • CSI-2 interface on device side supports
    • Connectivity to D-PHY through PHY Protocol Interface (PPI) Interface
    • Configurable up to 4 data lanes
    • Maximum data rate of up to 1.5 Gbps per data lane
    • Data synchronization from core clock domain to TxByteClkHS domain
    • Support for Ultra Low Power Mode
  • AMBA APB Slave for Control and Status
  • CSI2 Protocol Layer supports
    • All primary and secondary CSI-2 data formats
    • Short and Long packet formats
    • Check-Sum (CRC) Generation
    • Error Correction Code (ECC) Generation
    • Up to 4 image streams using virtual channels
    • Data Type and Virtual Channel Interleaving
  • External ISP interface supports
    • Pixel Based User Interface (single, double, quad pixel wide)
    • RAW and YUV formats
    • Pixels to Byte Packing
  • Packed Data Interface (PDI) supports
    • 32-bit Packed Data (recommended memory storage format)
    • Generic or user-defined byte-based data types
  • Test interface for general purpose configuration of D-PHY
    • Compatible with Synopsys DPHY

Block Diagram

VV1300 block diagram

Benefits

  • Low Gate Count
  • Low Power Consumption
  • Fully Verified in with Advanced Function Verification
  • Spyglass Lint Validated
  • Standards Compliant

Applications

  • MIPI CSI2 Compliant Camera Sensor

What’s Included?

  • Synthesizable Verilog RTL
  • Verilog test bench and test cases
  • System Verilog verification environment and test cases
  • Detailed block diagram and technical documents

Specifications

Identity

Part Number
VV1300
Vendor
Veriest Solutions Ltd.
Type
Silicon IP

Provider

Veriest Solutions Ltd.
HQ: Israel
Veriest is an international design house providing forefront ASIC and FPGA design and verification services, as well as cutting edge EDA verification tools and platforms. Veriest's portfolio of clients includes the full range of globally established industry leaders, defense companies, and also startups at preliminary stages of developing high-end chip technology. Veriest was founded in 2007 by VLSI experts credited with rooted knowledge and experience in the field of ASIC and FPGA design. Veriest is headquartered in Bnei Brak, Israel with R&D also in Belgrade, Serbia. Its team of 70 engineers constitutes the key players in projects at the forefront of chip technology. We have made it our mission to provide our customers with complete quality solutions suited to the various phases of a product's life cycle. Our skilled and creative team can effectively promote architecture design, implementation, system integration and advanced verification. We are committed to answering industry demands relying on our wide range of field-proven methodologies and industry know-how, devising the working model that ideally accommodates the customer's needs.
Contact Veriest Solutions Ltd.

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is MIPI CSI2 Transmit Controller?

MIPI CSI2 Transmit Controller is a MIPI IP core from Veriest Solutions Ltd. listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP