Vendor: Techno Mathematical Co., Ltd. Category: Data Compression

Lossless / Near lossless Encoder / Decoder Hardware IP

#NAME?

Overview

#NAME?

Key features

  • - Flexible customization service for maximum image size, input data accuracy, hardware interface, performance, adjusting line memory capacity
  • - Optimized logic gate count and internal memory capacity
  • - High speed processing
  • - Lossless / lossy mode configuring target accuracy or compression rate
  • - TMC's original compression / de-compression technology
  • - Image size: 64M pixel max. (H: 512 - 8192pixel, V: 2 - 8190pixel)
  • - Picture format: Bayer format (RGGB/GRBG/GBRG/BGGR,Raw 10/12/14 bit sequential format)
  • - Stream format: TMC original stream format
  • - Compression rate: 1/1 - 1/3
  • - Vertical Slice: Variable width and number (16 max.) of slices on encoding and decoding.

Benefits

  • TMC's DMNA (Digital Media New Algorithm), our original mathematical algorithm, drastically reduces the total amounts of calculations & operations, and realizes high-speed processing, high-quality image output, and low power consumption.

Applications

  • #NAME?

What’s Included?

  • Encrypted RTL
  • Datasheets
  • Verification environment
  • Synthesis constraint
  • Bit accurate model

Specifications

Identity

Part Number
Visually Lossless
Vendor
Techno Mathematical Co., Ltd.
Type
Silicon IP

Provider

Techno Mathematical Co., Ltd.
HQ: Japan
"DMNA" is our proprietary algorithm. We have been developing systems and solutions based on our core compression technology, which has been cultivated through our high quality software and hardware development technology using "DMNA". We will continue to contribute to the realization of a prosperous society through the resolution of our customers' IT issues.

Learn more about Data Compression IP core

Evaluating Lossless Data Compression Algorithms and Cores

Data compression plays a critical role in modern computing, enabling efficient storage and faster transmission of information. Among lossless data compression algorithms, GZIP, ZSTD, LZ4, and Snappy have emerged as prominent contenders, each offering unique trade-offs in terms of compression ratio, speed, and resource utilization. This white paper evaluates these algorithms and their corresponding hardware cores, providing an in-depth comparison to help developers and system architects choose the optimal solution for their specific use case.

Firmware Compression for Lower Energy and Faster Boot in IoT Devices

The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Data Compression IP

What is Lossless / Near lossless Encoder / Decoder Hardware IP?

Lossless / Near lossless Encoder / Decoder Hardware IP is a Data Compression IP core from Techno Mathematical Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Data Compression?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP