Vendor: Rambus, Inc. Category: GDDR

GDDR6 Controller

The GDDR6 controller core is designed for use in applications requiring high memory throughput including graphics, driver assista…

Contact Provider Request Datasheet

Overview

The GDDR6 controller core is designed for use in applications requiring high memory throughput including graphics, advanced driver assistance systems (ADAS), data center and artificial intelligence (AI).

How a 24G GDDR6 Memory Interface Subsystem works

Originally designed for graphics applications, GDDR6 is a high-performance memory solution that can be used in a variety of compute-intensive applications.

The GDDR6 controller fully supports the bandwidth and dual channel capabilities of the GDDR6 PHY. It maximizes memory bandwidth and minimizes latency via Look-Ahead command processing. The core is DFI compatible (with extensions for GDDR6) and supports AXI or native interface to user logic. The controller can be paired with 3rd-party or customer PHY solutions.

Key features

  • Supports up to 24 Gb/s per pin operation
  • Can handle two x16 GDDR6 channels with one controller or independently with two controllers
  • Supports x8 or x16 clamshell mode
  • Queue-based interface optimizes performance and throughput
  • Maximizes memory bandwidth and minimizes latency via Look-Ahead command processing
  • Automatic retry on transactions where EDC error detected
  • Full run-time configurable timing parameters and memory settings
  • Supports automatic and controller-initiated training
  • DFI compatible (with extensions for GDDR6)
  • Full set of Add-On cores available including in-line ECC core
  • Supports AXI or native interface to user logic
  • Delivered fully integrated and verified with target GDDR6 PHY

Block Diagram

GDDR6 Controller block diagram

Benefits

  • Up to 24 Gb/s per pin operation
  • Can handle two x16 channels
  • Can be configured with one controller per channel or one controller for both channels
  • Queue-based interface optimizes performance
  • Maximizes memory bandwidth and minimizes latency via Look-Ahead command processing
  • Supports clamshell mode
  • DFI compatible
  • Supports AXI or native interface to user logic

Applications

  • AI/ML
  • Graphics
  • Networking

What’s Included?

  • Core (Netlist or Source Code)
  • Testbench (Source Code)
  • Complete Documentation
  • Expert Technical Support & Maintenance Updates

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
GDDR6 Controller
Vendor
Rambus, Inc.

Provider

Rambus, Inc.
HQ: USA
Rambus delivers industry-leading chips and silicon IP for the data center and AI infrastructure. With over three decades of advanced semiconductor experience, our products and technologies address the critical bottlenecks between memory and processing to accelerate data-intensive workloads. By enabling greater bandwidth, efficiency and security across next-generation computing platforms, we make data faster and safer.
Contact Rambus, Inc.

Learn more about GDDR IP core

Micro-threaded Row and Column Operations in a DRAM Core

The technique of micro-threading may be applied to the core of a DRAM to reduce the row and column access granularity. This results in a significant performance benefit for those applications that deal with small data object

Selection Criteria for Using DDR, GDDR or MobileDDR Memories in System Designs

This paper will include a short review of the key features of DDR, GDDR and MobileDDR memory architectures, covering power, speed and cost characteristics as well as key functionality differences that can impact overall system architecture. Using real system design experiences each of the main memory architectures will be used to address system design challenges of sustained bandwidth, reliability, access priority, power savings, and interface requirements.

SPAD: Specialized Prefill and Decode Hardware for Disaggregated LLM Inference

Large Language Models (LLMs) have gained popularity in recent years, driving up the demand for inference. LLM inference is composed of two phases with distinct characteristics: a compute-bound prefill phase followed by a memory-bound decode phase. This paper proposes SPAD (Specialized Prefill and Decode hardware), adopting a less-is-more methodology to design specialized chips tailored to the distinct characteristics of prefill and decode phases.

High Bandwidth Memory Evolution from First Generation HBM to the Latest HBM4

HBM4 is the latest generation of the High Bandwidth Memory (HBM) that has become analogous to the Artificial Intelligence (AI) boom that is everywhere in today’s world. HBM is also increasingly being used in other applications like Data centers, autonomous driving systems, servers, cloud computing just to mention few domains where bandwidth and performance in a key requirement.

Frequently asked questions about GDDR IP

What is GDDR6 Controller?

GDDR6 Controller is a GDDR IP core from Rambus, Inc. listed on Semi IP Hub.

How should engineers evaluate this GDDR?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this GDDR IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP