Vendor: ADICSYS Category: eFPGA

Embedded FPGA

SPC (Synthesizable Programmable Core) is a soft FPGA core that is fully integrated into standard design flows and that allows the…

Contact Provider Request Datasheet

Overview

SPC (Synthesizable Programmable Core) is a soft FPGA core that is fully integrated into standard design flows and that allows the seamless implementation of generic RTL programmable logic in ASICs and SOCs.

The IP contains three modules:

- A Look Up Table (LUT) based programmable core, or FPGA, suitable for mapping generic RTL functions.

- A configuration controller for the interaction between SOC and FPGA system functions such as the loading/checking of the bitstream.

- A Built-In Self-Test for industrial grade manufacturing testing or in-system self-testing.

Key features

  • Configuration
    • Control interface.
    • On the fly bitstream decompression and decryption.
    • High granularity partial reconfiguration.
  • Test
    • ATPG compatibility.
    • BIST engine.
    • Test vectors for manufacturing.
    • Alpha scrubbing.
    • CRC/ECC
  • Compilation Tool
    • RTL to bitstream synthesis.
    • Effort and/or Timing driven place and route.
    • TCL shell for flexible use and integration into 3rd party software.

Block Diagram

eFPGA IP block diagram

Benefits

  • Fully integrated into RTL SOC design flow:
    • SPC IP RTL/gate simulation.
    • Accurate Timing Analysis.
    • No black box (LEF/GDSII).
    • No verification gap.
  • Highly scalable and customizable:
    • Pre-existing SPC blocks or
    • Custom size SPC blocks.
    • 100 to 100k LUTs.
    • Multiple SPC’s per chip.
  • SPC LUT count is defined with single digit precision to optimize area.
  • Technology independent:
    • Any CMOS node with digital capacity:
      • CMOS 180nm – 14nm
      • SOI Rad-Hard
    • Any foundry.
    • Days/Weeks to deliver.
  • No FPGA background required.
  • One-time fee to use compilation tools.
  • Independent FPGA technology:
    • SPC does not copy proprietary commercial FPGA structures (Logic Elements, LUTs, BitRAMs, DSPs …).
    • SPC does not rely on commercial FPGA software or third party software, although it is possible to use them.
  • ADICSYS’ FPGA software:
    • Linux support for ASIC integration.
    • Distributable for Linux and Windows end users.
  • Compilation Runtime, RTL to bitstream:
    • 10k Gates per minute.
  • 2X to 4X higher density than competing blocks

What’s Included?

  • SPC IP comprising:
    • Synthesizable RTL.
    • Bitstream Loader.
    • BIST.
  • Synthesis, simulation and STA scripts.
  • Place and route scripts and manual.
  • Possibility to deliver GDSII in parallel.
  • Test patterns.
  • ADICSYS FPGA compilation software:
    • RTL Parser.
    • Synthesis.
    • FPGA place & route.
    • FPGA bitstream generation.
    • Embeddable TCL control shell.
  • Operating systems:
    • Linux starting with RHEL4.
    • Windows starting with XP.
  • Documentation, Examples, Training.
  • Early SOC definition support.
  • General ASIC design assistance.
  • SPC customization.
  • Standalone FPGA design assistance.

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
eFPGA IP
Vendor
ADICSYS
Type
Silicon IP

Provider

ADICSYS
HQ: France
ADICSYS stands at the crossroad of ASIC design and FPGA. The company is built on more than ten years of experience in custom FPGA and eFPGA projects as well as leading edge semi-conductor products. ADICSYS designs and licenses soft eFPGA IP (standard cell based) for ASICs and SOCs. These embedded FPGAs are technology independent and fully integrated into standard RTL design flow.
Contact ADICSYS

Learn more about eFPGA IP core

Tapeout Predictability with Hardened eFPGA IP Blocks

For architects, adding flexibility via embedded FPGA (eFPGA) is a natural solution for post-silicon requirements, allowing for evolving standards and late-breaking feature additions. However, a critical question remains: Does adding programmable logic help your schedule, or does it introduce a new layer of uncertainty and risk? The answer lies in the delivery format. While soft IP offers configuration flexibility, hardened eFPGA IP blocks are the secret weapon for teams prioritizing tapeout predictability.

Accreditation Without Compromise: Making eFPGA Assurable for Decades

For embedded FPGA (eFPGA) to succeed in defense, we must change the narrative. It cannot be treated as a hobbyist FPGA dropped into an SoC. It must be treated as an assured ASIC IP block governed by disciplined processes, verifiable artifacts, and increasingly by open-source toolchains that guarantee long-term independence.

Silicon Insurance: Why eFPGA is Cheaper Than a Respin

This blog reframes the “flexibility vs. cost” debate in modern SoC design, positioning eFPGA not as a luxury feature, but as a critical financial hedge against the rising costs of advanced silicon nodes.

Integrating eFPGA for Hybrid Signal Processing Architectures

As system requirements evolve toward multi-standard, reconfigurable platforms, signal processing architectures are under pressure to deliver both ASIC-class performance and software-like flexibility. Semiconductor engineers face a fundamental tradeoff: fixed logic yields, unmatched throughput, and efficiency, but cannot adapt once taped out. Software-programmable solutions offer flexibility but often miss hard real-time performance constraints and can consume more power.

Frequently asked questions about eFPGA IP cores

What is Embedded FPGA?

Embedded FPGA is a eFPGA IP core from ADICSYS listed on Semi IP Hub.

How should engineers evaluate this eFPGA?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this eFPGA IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP