Vendor: Rapid Flex Category: eFPGA

eFPGA IP — Flexible Reconfigurable Logic Acceleration Core

RapidFlex eFPGA IP provides a reconfigurable, upgradeable, and iterative logic computing layer for SoCs, MCUs, AI accelerators, i…

Contact Provider Request Datasheet

Overview

RapidFlex eFPGA IP provides a reconfigurable, upgradeable, and iterative logic computing layer for SoCs, MCUs, AI accelerators, industrial control, and communication chips. Based on RapidFlex's self-developed ArkAngel® toolchain (AAEE), our eFPGA core delivers full-flow capabilities from architecture exploration → RTL → physical implementation (GDSII) → digital design flow verification, leading the industry in performance density, integrability, and toolchain experience.

Key features

High-Performance Logic Fabric (LUT / FF / DSP-lite / BRAM)

  • Configurable logic scale from thousands to millions of LUTs
  • Supports high-density distributed memory
  • Flexible combination of LUT, FF, DSP-lite, and BRAM with extremely low power consumption
  • Ideal for control and protocol, bit-level, and streaming processing scenarios

Ultra-Lightweight, Easy-to-Integrate SoC-Level Interface

  • Supports standard buses such as AXI, AHB, APB
  • Flexible I/O planning for seamless integration with packaging/testing
  • Supports low-power, sleep/retention, and low-power wake-up logic

Full-Flow IP Core Delivery from RTL → GDSII

We provide digital verification capabilities compliant with mainstream ASIC tape-out processes, including:

  • Logic Synthesis with Automatic QoR Tuning
    • Multi-objective optimization for performance/area/power
    • Quantifiable PPA convergence based on process libraries
  • Floorplan & Placement Support
    • Partitioning/sub-array planning for eFPGA fabric
    • Definition of boundary cells, channels, and high-level routing structures
  • Routing & Congestion Optimization
    • Local structural optimization based on routability prediction
    • AI-assisted congestion inference (ArkAngel® AE model)
  • Static Timing Analysis (STA)
    • Full-flow verification of setup/hold/clock gating
    • Multi-corner / multi-mode analysis
  • Power Analysis
    • Dynamic/static power estimation
    • Fabric activity factor scanning
  • Physical Verification (DRC / LVS)
    • Complete layout design rule checking
    • Compatible with mainstream processes (SMIC / TSMC / etc.)

Customers can choose according to project needs:

  • Soft IP: Flexible architecture and scale adjustments
  • Hard IP: Fixed layout, guaranteed performance, ready for tape-out

This capability has been successfully validated on mainstream process nodes such as SMIC 40nm and TSMC 22nm.

Block Diagram

eFPGA IP block diagram

Applications

RapidFlex eFPGA IP has demonstrated its reconfigurable value across various industry scenarios:

1. Motor Control — Domestic Alternative to TI C2000

  • Implements fast programmable PWM, dead-time control, overcurrent/overvoltage protection
  • Migrates motor algorithms/digital control logic to reconfigurable fabric
  • Offers significant flexibility in industrial servo, elevator, power tools, and EV controllers

2. Lightweight PSoC (Similar to Cypress/Infineon)

  • eFPGA as Smart IO / programmable logic peripheral / UDB (Universal Digital Block)
  • Implements GPIO matrix, reconfigurable serial interfaces, PWM modules, etc.
  • Suitable for PMIC, IoT MCU, and sensor integration chips

3. Edge AI Lightweight Acceleration (Sensor Arrays)

  • Event-driven logic / feature extraction / bit-level preprocessing
  • Upgradeable and modifiable CNN front-end processing modules
  • Applied in smart security, low-power sensor hubs, and AIoT

4. High-End RF / Communication Chips

  • Reconfigurable protocol stack: NR/5G, WiFi, private network communication
  • Upgradable frame parsing, CRC, and scheduling logic with protocol updates
  • Provides rapid revision capability to adapt to regional standards

5. Image Signal Processing (ISP)

  • Sensor interface processing (MIPI, DVP)
  • Denoising, HDR synthesis, Gamma, auto-exposure auxiliary logic
  • Used in smart cameras, automotive imaging, and industrial vision

6.  Smart NIC / SmartNIC

  • Reconfigurable flow tables, flow steering, ACL / L4-L7 parsing
  • Customizable security acceleration, encryption/decryption, packet classification
  • Deep collaboration with DPU/CPU to meet cloud and data center demands

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
eFPGA IP
Vendor
Rapid Flex
Type
Silicon IP

Provider

Rapid Flex
HQ: China
Rapid-Flex is a pioneer in domestic embedded FPGA solutions, with its headquarters located in Shanghai's Zhangjiang Hi-Tech Park. The company is built by a professional hardware and software team comprising "young prodigies and seasoned veterans," dedicated to commercializing open-source projects. With an open and pragmatic spirit of innovation, it aims to break through technological and trade barriers, striving to overcome the "bottleneck" challenges in China's reconfigurable chip sector. Leveraging its self-developed ArkAngel® automated design engine and innovative methodology, Rapid-Flex has established a complete proprietary EDA toolchain. This toolchain seamlessly integrates with traditional design workflows, supports rapid modeling and functional verification within 24 hours, and significantly shortens chip development cycles. Adhering to the core philosophy of "software-hardware co-design and reconfigurable evolution," Rapid-Flex elevates FPGA from a standalone chip to a new generation of reconfigurable, dedicated embedded IP. By building an integrated development framework and ecosystem, the company is gradually establishing a proprietary technological moat, driving China's chip design industry toward greater autonomy, control, flexibility, and innovation. Through relentless innovation and proprietary technology, Rapid-Flex is reshaping the core of future computing.
Contact Rapid Flex

Learn more about eFPGA IP core

Tapeout Predictability with Hardened eFPGA IP Blocks

For architects, adding flexibility via embedded FPGA (eFPGA) is a natural solution for post-silicon requirements, allowing for evolving standards and late-breaking feature additions. However, a critical question remains: Does adding programmable logic help your schedule, or does it introduce a new layer of uncertainty and risk? The answer lies in the delivery format. While soft IP offers configuration flexibility, hardened eFPGA IP blocks are the secret weapon for teams prioritizing tapeout predictability.

Accreditation Without Compromise: Making eFPGA Assurable for Decades

For embedded FPGA (eFPGA) to succeed in defense, we must change the narrative. It cannot be treated as a hobbyist FPGA dropped into an SoC. It must be treated as an assured ASIC IP block governed by disciplined processes, verifiable artifacts, and increasingly by open-source toolchains that guarantee long-term independence.

Silicon Insurance: Why eFPGA is Cheaper Than a Respin

This blog reframes the “flexibility vs. cost” debate in modern SoC design, positioning eFPGA not as a luxury feature, but as a critical financial hedge against the rising costs of advanced silicon nodes.

Integrating eFPGA for Hybrid Signal Processing Architectures

As system requirements evolve toward multi-standard, reconfigurable platforms, signal processing architectures are under pressure to deliver both ASIC-class performance and software-like flexibility. Semiconductor engineers face a fundamental tradeoff: fixed logic yields, unmatched throughput, and efficiency, but cannot adapt once taped out. Software-programmable solutions offer flexibility but often miss hard real-time performance constraints and can consume more power.

Frequently asked questions about eFPGA IP cores

What is eFPGA IP — Flexible Reconfigurable Logic Acceleration Core?

eFPGA IP — Flexible Reconfigurable Logic Acceleration Core is a eFPGA IP core from Rapid Flex listed on Semi IP Hub.

How should engineers evaluate this eFPGA?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this eFPGA IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP