Vendor: CoreHW Category: PLL

Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter

CorePLL is a wideband phase-locked loop (PLL) system for 2G (GSM) 3G and 4G (LTE), including Carrier Aggregation (CA) for 3GPP Re…

Contact Provider Request Datasheet
GlobalFoundries 55nm LPe Silicon Proven View all specifications

Overview

CorePLL is a wideband phase-locked loop (PLL) system for 2G (GSM) 3G and 4G (LTE), including Carrier Aggregation (CA) for 3GPP Rel11 and Rel12. CorePLL frequency synthesis sub-system enables single transceiver LTE CA. CorePLL consists of two fully integrated PLLs with integrated VCOs and loop filters. CorePLL is versatile frequency synthesizer solution with small size, high-performance and ultra low-power. Power consumption is only 18mA from 1.35V supply (24mW). CorePLL supports variety of different systems and reference clock frequencies. CorePLL is implemented using standard 55nm CMOS process. CorePLL is available in QFN 6x6mm package. PLL1 and PLL2 synthesizers are also available as IPs.

Key features

  • 3GPP superset LO sub-system (All bands + CA)
  • PLL1 [0.49mm2] for LTE with VCO1
  • PLL2 [0.76mm2] for LTE&GSM with VCO1 and VCO2
  • Small size, high-performance and low-power (24mW)
  • Various power and performance modes
  • Power supply 1.35V and 1.8V
  • Reference signal (FREF) from 10MHz to 400MHz
  • Programmable reference divider (/1, /2, /4 & /8)
  • Output RF signal (FOUT) from 1.333GHz up to 8GHz
  • IQ Dividers (/2 & /4) for RX&TX down-to 333MHz
  • Integrated loop filter with adjustable loop response
  • Integrated bandgap reference and LDOs
  • SPI control bus (IO) and test IO
  • Digital calibrations and lock detection
  • Fast settling <100us
  • Package: QFN6x6-48 or 2.4mm x 3.6mm RDL Fan-In

Block Diagram

CorePLL block diagram

Applications

  • Battery operated portable radios
  • Wireless microphones
  • Ad-hoc wireless infrastructure
  • “White-space” transmitters
  • Software defined radios (SDR)
  • Military radios
  • LTE/GSM
  • ADC/DAC clocking

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
GlobalFoundries 55nm LPe Silicon Proven

Specifications

Identity

Part Number
CorePLL
Vendor
CoreHW

Provider

CoreHW
HQ: Finland
CoreHW is a fabless RFIC Design Service Company, developing state-of-the-art RF integrated circuits to customers worldwide. CoreHW is focused in the development of advanced integrated circuits for wireless data transmission, sensor interfaces and space applications. CoreHW offers high quality full custom RFs, analog and mixed-signal IC Design Services, IPs and ASIC Solutions with cutting edge performance for semiconductor products.
Contact CoreHW

Learn more about PLL IP core

Creating a Frequency Plan for a System using a PLL

How do you ensure that every part of a system receives the clock it needs—without wasting power or sacrificing performance? The answer lies in creating a well-structured frequency plan built around a PLL.

Specifying a PLL Part 3: Jitter Budgeting for Synthesis

This white paper is aimed at system architects and physical implementation leaders working on the design of SoCs. It can be confusing to understand the impact of different jitter sources and how to calculate a jitter budget when specifying a digital system. This white paper explains how jitter changes the period of a clock and how to ensure that jitter has correctly been accounted for in the calculations for timing closure.

Specifying a PLL Part 2: Jitter Basics

This article explains a some of the key terminology and parameters commonly used to describe jitter. It will also help clarify the most important parameters for a some PLL applications, allowing the designer to better understand what is required from a PLL.

Specifying a PLL Part 1: Calculating PLL Clock Spur Requirements from ADC or DAC SFDR

In high end RF systems, such as 5G radios, the requirements are so stringent that the source of this strongest unwanted tone can be the PLL. This article outlines how spurs in the input clock to the ADC or DAC may limit the SFDR. This in turn will set the requirements for the spurs for the input clock (from a PLL), in order to achieve a specific SFDR.

Achieving Groundbreaking Performance with a Digital PLL

This article compares analog, first-generation digital, and second-generation digital PLLs. It evaluates which type of PLL may be best in which situation. It further discloses a roadmap into other application areas, including general purpose / logic clocking, and regular low-jitter PLLs.

Frequently asked questions about PLL IP cores

What is Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter?

Dual WideBand Frequency Synthesizer with Integrated VCO and Loop Filter is a PLL IP core from CoreHW listed on Semi IP Hub. It is listed with support for globalfoundries Silicon Proven.

How should engineers evaluate this PLL?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this PLL IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP