Vendor: V-Trans Microelectronics Category: MIPI

Dual RSDS Transmitter, 30-bit color, 80-400Mb/s (SVGA/Full HDTV@120Hz)

This RSDS Transmitter interface IP is based on RSDS “Intra-Panel” Interface Specification rev1.0, dated May 2003 that allow the t…

Contact Provider Request Datasheet

Overview

This RSDS Transmitter interface IP is based on RSDS “Intra-Panel” Interface Specification rev1.0, dated May 2003 that allow the transfer of digital display data between a Timing Control source (TCON) and Column Drivers of a Flat Panel Display.

The transmitter converts up to 30-bit DDR CMOS data (single pixel 24-bit, single pixel 30-bit, dual pixel 24-bit, dual pixel 30-bit color) into 30 RSDS, (Reduced Swing Differential Signaling) data streams.

At a maximum dual pixel rate of 200Mhz, RSDS data line speed is 400Mbps, providing a total throughput of 12Gbps (1.5GygaBytes per second).

All the data input/output are independent from each other and can be assigned following any partitioning to support all LCD and Plasma display panel system architectures. (RGB, front/back, even/odd, mixed RGB etc…)

Each pixel channel has 3 identical clock outputs. Strength of the RSDS I/Os can be adjusted from 2mA nominal to 4mA in order to support both 100 and 50 termination. Tree extra clock output are also provided.

For convenient routing when TCON is mounted on top or bottom of a display panel, a selectable output data mapping is usually available. LSB or MSB of both channels can be forced to High-Z in order to support 24-bit data color.

This IP can interface with both 1.2V or 3.3V core logic, giving more flexibility for the design.

Key features

  • • 40 to 200 Mhz Pixel rate per channel ( 80 to 400 Mb/s SDR input, 80 to 400 Mb/s DDR output)
  • • 30 DATA + 9 RSDS CLK channels
  • • Complies with RSDS “Intra-Panel” Interface Specification rev1.0, May 2003.
  • • 1P6M layout structure based on 0.13um 1P6M generic logic process.
  • • 3.3V/1.2V 10% supply voltage, -40/+125C
  • • Dual pixel architecture up to 12Gbps bandwidth
  • • Low EMI
  • • 30 and 24 Bits color & reverse output mapping support
  • • Self Power-On-Reset feature
  • • Precise RSDS clock skew adjustment using DLL
  • • Phase-shifted clock output to core to support additional CD control signals
  • • Accurate output current digital control
  • • Built-in power pads with ESD protection
  • • Low leakage power-down mode <10uA.
  • • Low power consumption, [contact us] mA nominal
  • • Very compact cell area : [contact us]

Benefits

  • Low cost IP
  • reliability
  • highly adjustable
  • customization for your own design
  • support full HDTV @ 120Hz (3DTV)

What’s Included?

  • Design kit includes :
    • LEF view and abstract gdsII
    • Verilog HDL behavioral model
    • Liberty (.lib) timing constraints for typical, worse and best corner case
    • Full Datasheet /Application Note with integration guidelines document
    • Silicon characterization report when available

Specifications

Identity

Part Number
VT13RSDX
Vendor
V-Trans Microelectronics
Type
Silicon IP

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

V-Trans Microelectronics
HQ: CHINA
V-Trans provides a low cost solution with high performance mixed-signal IPs which are very easy to integrate into your SOC. Together, our US Silicon-Valley experience and local talents, combined with a cost effective operation in Shanghai, China, we provide you a full support and customization through tapeout.
Contact V-Trans Microelectronics

Learn more about MIPI IP core

MIPI CCI over I3C: Faster Camera Control for SoC Architects

Imagine a camera subsystem that responds in microseconds, consumes less power, and offers a more straightforward route to time-to-market. For SoC architects and IP integration teams, that vision is increasingly possible with MIPI Camera Control Interface (CCI) over I3C.

MIPI MPHY 6.0: Enabling Next-Generation UFS Performance

High-speed chip-to-chip data transfer is continuously evolving to meet increasing performance demands. MIPI MPHY is a high-speed physical layer interface developed by the MIPI Alliance. This protocol is used for high-speed chip-to-chip interfaces, mainly in mobile and automotive devices.

MIPI: Powering the Future of Connected Devices

From the first monochrome mobile displays to today’s ultra-high-definition automotive dashboards and immersive AR/VR headsets, MIPI technology has quietly become the backbone of modern data connectivity. Let’s explore how MIPI standards have evolved, the markets they serve, and why Rambus is at the forefront of this transformation.

Frequently asked questions about MIPI IP cores

What is Dual RSDS Transmitter, 30-bit color, 80-400Mb/s (SVGA/Full HDTV@120Hz)?

Dual RSDS Transmitter, 30-bit color, 80-400Mb/s (SVGA/Full HDTV@120Hz) is a MIPI IP core from V-Trans Microelectronics listed on Semi IP Hub.

How should engineers evaluate this MIPI?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this MIPI IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP