Synopsys Advances Die‑to‑Die Connectivity with 64G UCIe IP Tape‑Out
Discover Synopsys 64G UCIe IP for energy-efficient, high-bandwidth die-to-die connectivity in advanced multi-die AI and HPC designs.
Vendor:
Synopsys, Inc.
Category:
UCIe
UCIe-A PHY for Advanced Package (x64) in TSMC (N7, N6, N5, N3)
Synopsys UCIe PHY IP enables high-bandwidth, low-power and low-latency die-to-die connectivity in a package for hyperscale data c…
Overview
Synopsys UCIe PHY IP enables high-bandwidth, low-power and
low-latency die-to-die connectivity in a package for hyperscale data centers, AI, and networking applications. The PHY’s flexible architecture supports standard and advanced package technologies and delivers up to 4Tbps bandwidth
in a multi-module configuration. Supporting widely used protocols such as PCI Express and CXL and enabling latency-optimized NoC-to-NoC links with streaming protocols, the IP offers maximum performance, minimum latency and implementation flexibility. Synopsys UCIe PHY IP delivers high energy- efficiency with an optimized architecture that uses clock forwarding and
low-voltage signaling. The IP implements a comprehensive set of testability features to ensure known good dies and offers test and repair capabilities to improve package assembly yield. Robust die-to-die link operation is ensured with embedded training and calibration algorithms.
Synopsys UCIe PHY IP interoperates with Synopsys UCIe Controller IP to deliver a complete, low-latency solution for die-to-die links in any package.
low-latency die-to-die connectivity in a package for hyperscale data centers, AI, and networking applications. The PHY’s flexible architecture supports standard and advanced package technologies and delivers up to 4Tbps bandwidth
in a multi-module configuration. Supporting widely used protocols such as PCI Express and CXL and enabling latency-optimized NoC-to-NoC links with streaming protocols, the IP offers maximum performance, minimum latency and implementation flexibility. Synopsys UCIe PHY IP delivers high energy- efficiency with an optimized architecture that uses clock forwarding and
low-voltage signaling. The IP implements a comprehensive set of testability features to ensure known good dies and offers test and repair capabilities to improve package assembly yield. Robust die-to-die link operation is ensured with embedded training and calibration algorithms.
Synopsys UCIe PHY IP interoperates with Synopsys UCIe Controller IP to deliver a complete, low-latency solution for die-to-die links in any package.
Key features
- Data rates up to 16Gbps per pin
- Self-contained hard macro
- Self-calibrating and training
- Side band channel for initialization and parameter exchange
- Built-in self-test (BIST), internal loopback, and external PHY-to-PHY link test
- Flexible configuration: 64 RX and TX pins per module (advanced package) or 16 RX and TX pins per module (standard package)
- Built-in test and repair functionality with redundant pins to maximize yield
- NS (north, south) orientation, EW (east, west) possible
Benefits
- Delivers up to 4Tbps with up to 5.2Tbps/ mm of die edge
- High-bandwidth, low-power, low-latency multi-module PHY for applications requiring reliable connections between dies within a package; Partitioning a large SoC into multiple smaller SoCs for flexibility in configuration or for improving yield; Packaging multiple SoCs to create complex subsystems; Connecting a SoC to smaller dies containing multiple lanes of SerDes or other functions to implement the SoC in a different process node or foundry than that of the smaller dies
- Supports advanced packaging technologies such as silicon interposer, silicon bridge or RDL fanout
- Supports standard packaging technologies such as organic substrate or laminate
Applications
- Multi-Die SoC for: High-performance computing and servers; Artificial intelligence / machine learning; Networking and infrastructure; Consumer and mobile
What’s Included?
- Verilog models and test bench
- Protocol-specific test bench
- Liberty™ timing views (.lib), LEF abstracts (.lef), CDL netlist (.cdl)
- GDSII
- IP-XACT XML files with register details
- ATPG models
- IBIS-AMI models
- Documentation
Silicon Options
| Foundry | Node | Process | Maturity |
|---|---|---|---|
| TSMC | 6nm | N6 | — |
Specifications
Identity
Part Number
dwc_ucie_4ta4_tsmc
Vendor
Synopsys, Inc.
Type
Silicon IP
Files
Note: some files may require an NDA depending on provider policy.
Provider
Synopsys, Inc.
HQ:
USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Learn more about UCIe IP core
Cadence Tapes Out 32GT/s UCIe IP Subsystem on Samsung 4nm Technology
In keeping with a rapidly broadening portfolio of die-to-die connectivity solutions, Cadence has taped out its IP subsystem for 32GT/s UCIe solution on Samsung's 4nm (SF4X) process technology.
UCIe D2D Adapter Explained: Architecture, Flit Mapping, Reliability, and Protocol Multiplexing
Understand the role of the UCIe D2D Adapter in enabling reliable, scalable, multi-protocol die-to-die communication for chiplet architectures.
The Next-Generation UCIe IP Subsystem for Advanced Package Designs
Cadence announces that it has taped out its IP subsystem for the 32G UCIe advanced package on TSMC’s 3nm (N3P) process technology.
Cadence Silicon Success of UCIe IP on Samsung Foundry’s 5nm Automotive Process
Cadence has successfully demonstrated first-pass silicon success of its UCIe™ standard package IP on Samsung Foundry's 5nm automotive process. This milestone underscores Cadence's commitment to delivering high-performance, automotive-grade IP solutions that meet the stringent requirements of next-generation automotive and high-performance computing applications.
40G UCIe IP Advantages for AI Applications
For AI workloads to be processed reliably at a fast rate, the die-to-die interface in multi-die designs must be robust, low latency, and most importantly high bandwidth. This article outlines the need for 40G UCIe IP in AI data center chips leveraging multi-die designs.
Frequently asked questions about UCIe IP cores
What is UCIe-A PHY for Advanced Package (x64) in TSMC (N7, N6, N5, N3)?
UCIe-A PHY for Advanced Package (x64) in TSMC (N7, N6, N5, N3) is a UCIe IP core from Synopsys, Inc. listed on Semi IP Hub. It is listed with support for tsmc.
How should engineers evaluate this UCIe?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this UCIe IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.