How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Innosilicon Technology Ltd
Category:
DDR
LPDDR5X/5/4X/4 PHY & Controller
The LPDDR IP includes a LPDDR5X/5/4X/4 Combo PHY and controller.
Overview
The LPDDR IP includes a LPDDR5X/5/4X/4 Combo PHY and controller. It is fully compliant with the JEDEC standard. Optimized for low-power and high-speed applications, it ensures robust timing and a small silicon area. The PHY IP contains specialized functions to guarantee high-performance I/Os, critical timing, low power and jitter with programmable fine-grain control for any SDRAM interface.
Key features
- Rates from 200 Mbps to
- 10.7 Gbps (LPDDR5X)
- 6400 Mbps (LPDDR5)
- 4266 Mbps (LPDDR4X/4)
- Compliant with JESD209-5 (LPDDR5X/5) and JESD209-4 (LPDDR4X/4)
- x16/x32/x64 data bus width extendable
- Supports LPDDR4X 0.6 V IO voltage and LPDDR5 0.5 V/0.3 V IO voltage
- Supports LPDDR5 WCK mode, Data copy, Write X and Link ECC features
- Independent read and write timing adjustments with auto calibration
- Programmable write post-amble (0.5 tCK or 1.5 tCK)
- Supports both PoP and discrete memory package
- Supports various low power modes, supports DFS and retention modes
- Supports point to point memory sub-systems and multi-rank
- PVT compensation and timing calibration for all corner reliability
- At speed BIST, scan insertion, PAD and internal loopback modes
- Various power-down modes for low power including self-refresh support
- Low jitter with superior noise rejection
- APB Port register access interface
- Supports both wire-bond and flip-chip packaging
- Wire-bond speed is package limited
Block Diagram
LPDDR5X/5/4X/4 PHY & Controller block diagram
Benefits
- Fully pre-assembled design, Drop-in hard macro to ease integration and speed time to market
- Zero risk with robust ESD architecture
- Extensive EDA tool support for various design and automation flow
- Optional CKE retention mode permits VDD and all non-essential I/Os to be powered down while retaining the external SDRAMs in self-refresh mode
- Comprehensive observation registers DFX and methods are available to facilitate customers in identifying issues during testing
What’s Included?
- Extensive documentation
- Models
- LIB
- LEF
- Place-and-route abstracts
- LVS netlist
- GDSII files
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
LPDDR5X/5/4X/4 PHY & Controller
Vendor
Innosilicon Technology Ltd
Provider
Innosilicon Technology Ltd
HQ:
China
Innosilicon is a world-class one-stop shop of high-speed interface IP and design services with 18 years of history. Having empowered hundreds of well-known customers including Qualcomm, AMD, Microsoft, Amazon, with all major process nodes covered across the world's top 6 foundries (TSMC/Samsung/GF/UMC/Intel/SMIC) from 55nm to 3nm, Innosilicon boasts over 1300 employees and is fully devoted to extending its leadership in delivering advanced IP and ASIC services. Our team offers unique IP such as HBM3E/2E Combo, GDDR7/6X/6 Combo, LPDDR5X/5/4X/4 Combo, DDR5 DIMM support, UCle Chiplet, various High-speed SerDes and HDMI2.1/eDP1.4 Combo, all with standard PHY and controller combinations as well as custom design options. Our outstanding innovation capabilities have been proven in high-performance computing, high-bandwidth memory, automotive, multimedia low-power IoT and other fields. We drastically improve our customer satisfaction and reduce time to market by offering our unique domain specific design platforms and flexible win-win business models.
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Controller IP cores
What is LPDDR5X/5/4X/4 PHY & Controller?
LPDDR5X/5/4X/4 PHY & Controller is a DDR IP core from Innosilicon Technology Ltd listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.