How Secure DDR Interfaces Protect DRAM from Memory Attacks
Brett Murdock, Dana Neustadter (Synopsys)
Vendor:
Innosilicon Technology Ltd
Category:
DDR
LPDDR4X/4/3/DDR4/3/3L PHY & Controller
The DDR IP Mixed-Signal MR LPDDR4X/4/3/DDR4/3/3L Combo PHY provides turnkey physical interface solutions for ICs requiring access…
Overview
The DDR IP Mixed-Signal MR LPDDR4X/4/3/DDR4/3/3L Combo PHY provides turnkey physical interface solutions for ICs requiring access to JEDEC compatible SDRAM devices. It is optimized for low-power and high-speed applications with robust timing and small silicon area. It supports all LPDDR4X/4/3/DDR4/3/3L components in the market. The PHY components contain DDR-specialized functional and utility high-performance I/Os, critical timing synchronization modules (TSM), and low power/jitter DLLs with programmable fine-grain control for any SDRAM interface.
The comprehensive product portfolio also includes full GDS delivery, signal integrity and power integrity (SI/PI) analysis, verification models, prototyping support, and simulation tools. These offerings empower customers to accelerate development cycles, ensure robust performance, and stay ahead in the competitive landscape of high-performance memory solutions.
Key features
- Supports rates from 200Mbps up to:
- 4266Mbps (LPDDR4X/4)
- 3200Mbps (DDR4, even for WB-BGA)
- 2133Mbps (LPDDR3/DDR3/3L)
- 1066Mbps (LPDDR2/DDR2)
- x8/x16/x32/x64 data bus width extendable
- 1.2V/1.1V /1.5V JEDEC I/O standard, supporting 1.5V SSTL, 1.2V POD_12 I/Os, 1.1V LVSTL I/Os
- Supports multiple types of training modes for stable working:
- Driver Strength and ODT Auto Calibration Training
- Command Bus Training
- Rx DQS Gating Training
- Write Leveling
- Read/Write Training
- Soft Rx Vref Scan
- Auto Vref Training during Write Training
- Periodic Re-training
- Rx Eye Tracking, Compensation VT Drift
- Voltage and Temperature Compensation for Rx Path
- PVT compensation and timing calibration for all corner reliability
- At-speed BIST for PAD and internal loopback modes
- Supports multiple DFT methods: At-speed Scan, Stuck-at Scan, Boundary Scan
- Various power-down modes for low-power including self-refresh support
- Low-jitter PLL with small area, wide input frequency range and isolated analog supply, allowing for excellent supply rejection in noisy SoC applications
Benefits
- Fully pre-assembled design, Drop-in hard macro to ease integration and speed time to market
- Zero risk with robust ESD architecture
- Extensive EDA tool support for various design and automation flow
- Optional CKE retention mode permits VDD and all non-essential I/Os to be powered down while retaining the external SDRAMs in self-refresh mode
- Comprehensive observation registers DFX and methods are available to facilitate customers in identifying issues during testing
What’s Included?
- Extensive documentation
- Models
- LIB
- LEF
- Place-and-route abstracts
- LVS netlist
- GDSII files
Files
Note: some files may require an NDA depending on provider policy.
Specifications
Identity
Part Number
LPDDR4X/4/3/DDR4/3/3L PHY & Controller
Vendor
Innosilicon Technology Ltd
Provider
Innosilicon Technology Ltd
HQ:
China
Innosilicon is a world-class one-stop shop of high-speed interface IP and design services with 18 years of history. Having empowered hundreds of well-known customers including Qualcomm, AMD, Microsoft, Amazon, with all major process nodes covered across the world's top 6 foundries (TSMC/Samsung/GF/UMC/Intel/SMIC) from 55nm to 3nm, Innosilicon boasts over 1300 employees and is fully devoted to extending its leadership in delivering advanced IP and ASIC services. Our team offers unique IP such as HBM3E/2E Combo, GDDR7/6X/6 Combo, LPDDR5X/5/4X/4 Combo, DDR5 DIMM support, UCle Chiplet, various High-speed SerDes and HDMI2.1/eDP1.4 Combo, all with standard PHY and controller combinations as well as custom design options. Our outstanding innovation capabilities have been proven in high-performance computing, high-bandwidth memory, automotive, multimedia low-power IoT and other fields. We drastically improve our customer satisfaction and reduce time to market by offering our unique domain specific design platforms and flexible win-win business models.
Learn more about DDR IP core
The complete series of high-end DDR IP solutions of Innosilicon is industry-leading and across major foundry processes
In recent years, emerging industries such as AI, Internet of Things, 5G, and intelligent networked vehicles have flourished, and the high requirements for performance have greatly increased the scale and complexity of chips, constantly challenging IP limitations.
Secure DDR DRAM Against Rowhammer, RAMBleed, and Cold-Boot Attacks
Dana Neustadter, Senior Product Manager for Security Solutions, and Brett Murdock, Director, Product Line Management for Memory Interface IP, Synopsys Solutions Group
DDR IP Hardening - Overview & Advance Tips
DDR is most critical IP to SoC’s successful operation, because processors in SoC typically spends the majority of its cycles on reading and writing to DDR memory.
Which DDR SDRAM Memory to Use and When
This whitepaper provides an overview of the JEDEC memory standards to help SoC designers select the right memory solution, including IP, that best fits their application requirements.
DDR5/4/3/2: How Memory Density and Speed Increased with each Generation of DDR
Frequently asked questions about DDR Controller IP cores
What is LPDDR4X/4/3/DDR4/3/3L PHY & Controller?
LPDDR4X/4/3/DDR4/3/3L PHY & Controller is a DDR IP core from Innosilicon Technology Ltd listed on Semi IP Hub.
How should engineers evaluate this DDR?
Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this DDR IP.
Can this semiconductor IP be compared with similar products?
Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.