Aurora-like 64b/66b @14Gbps for ALTERA Devices
Overview
REFLEX CES introduces a release at 14Gbps of its Aurora-like IP Core based on ALTERA FPGA enabling interoperability between XILINX and ALTERA FPGA.
Key Features
- Full-Duplex operation.
- Simplex operation.
- Up to 14.1Gbps bit rate per lane (depends on FPGA devices).
- Up to 16 transceiver lanes.
- Framing interface.
- Native flow control in immediate and completion mode.
- User flow control.
- 64b/66b encoding (reduce protocol overhead comparing to 8b/10b)
- Clock compensation sequence generation.
- Per lane polarity inversion.
- Lane skew compensation.
- AXI streaming interfaces.
Block Diagram
Deliverables
- REFLEX CES delivers a cost-‐effective solution for each customer project based-‐on an adapted license fee with the following deliveries:
- VHDL source code or encrypted licenses
- User guide
- Reference Designs for ALTERA and XILINX development boards.
Technical Specifications
Availability
Now
Related IPs
- Aurora-like 8b/10b @3Gbps for ALTERA Devices
- Root of Trust - Foundational security in SoCs and FPGAs for IoT servers, gateways, edge devices and sensors
- Root of Trust - Foundational security in SoCs and FPGAs for Chinese IoT servers, gateways, edge devices and sensors
- Root of Trust - Foundational security for SoCs, secure MCU devices and sensors
- Host controller IP for controlling flash and other devices on the SPI bus: Quad SPI, Octal SPI, and xSPI
- 10G/2.5G/1G Multi-Speed Ethernet Controller IP for Automotive Applications