Vendor: Omni Design Technologies, Inc. Category: Analog Front End

6-bit, 1 GSPS High Performance AFE in 28nm CMOS

The ODT-AFE-6B1G-28HPCPT is a high-performance I/Q ADC and I/Q DAC designed in a 28nm CMOS process.

Contact Provider Request Datasheet
TSMC 28nm View all specifications

Overview

The ODT-AFE-6B1G-28HPCPT is a high-performance I/Q ADC and I/Q DAC designed in a 28nm CMOS process.

The 6-bit, 1.056GSPS I/Q ADC supports input signals up to 400 MHz and features a differential full-scale range of 0.6Vpp and excellent static and dynamic performance. The ADC architecture is optimized to maximize performance while minimizing power and area consumption.

The 6-bit, 1.056GSPS I/Q DAC is a current steering DAC designed to drive a 100Ω different output load. The output full-scale current can be digitally programmed from 1-to-5mA.

The AFE includes a bandgap voltage/current reference to generate a power supply insensitive ADC reference voltage. The reference also generates the DAC bias current which is proportional to an off-chip resistor.

Key features

  • TSMC 28nm HPC+
  • High-performance low-power AFE
  • 6-bit I/Q ADC
    • Sampling rate of 1.056GSPS
    • Fully differential operation
    • 0.6Vpp differential input signal range
  • 6-bit I/Q current steering DAC
    • Update rate of 1.056GSPS
    • Fully differential operation
    • 1-5mA output current 

Block Diagram

ODT-AFE-6B1G-28HPCPT block diagram

Applications

  • Wireless communications
  • High speed data acquisition systems
  • Broadband communications
  • High-speed medical imaging 

What’s Included?

  • Datasheet
  • Hard Macro (GDSII)
  • Characterization Report (as applicable)
  • Abstract View (LEF) for top level connectivity
  • Spectre Netlist (as needed upon request)
  • Behavioral Model
  • Integration and Customer Support

Silicon Options

Foundry Node Process Maturity
TSMC 28nm 28nm 280 nm —

Specifications

Identity

Part Number
ODT-AFE-6B1G-28HPCPT
Vendor
Omni Design Technologies, Inc.
Type
Silicon IP

Provider

Omni Design Technologies, Inc.
HQ: USA
Omni Design Technologies, Inc. is a developer of disruptive, ultra-low power semiconductor embedded circuits (IP Cores), including ultra-low power analog circuits, highly-efficient interface circuits and connected sensors. Our patented and proprietary technology offers solutions that use dramatically lower power and provide superior performance, architected from the ground up to take advantage of deep sub-micron CMOS processes. Omni Design’s mission is to provide a wide range of ultra low-power, high performance embedded circuits configured to enable highly-differentiated semiconductor systems and plug-and-play system-on-chip (SoC) development. Our IP offerings target SoCs that address a wide range of application areas including IoT, test and measurement, high speed interfaces, communications, medical imaging, and sensor hubs. Omni Design Technologies, Inc. is a privately held company with offices in Milpitas, CA and Boston, MA. Omni Design was founded in 2015 by a team of semiconductor industry veterans, technologists, and experienced entrepreneurs with a successful track record of delivering high performance analog solutions that advance the state of the art.
Contact Omni Design Technologies, Inc.

Learn more about Analog Front End IP core

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim

In this paper we present a methodology to model and verify a mixed-signal IP using SystemVerilog in Virtuoso and NCsim. We take our 12.5Gbps transmitter (TX) design as an example to explain the method we propose. This TX is designed to operate at programmable data rates from 1.25Gbps – 12.5Gbps and to support requirements of multiple serial protocols like USB, PCIe, and SATA. Interaction between AFE and Digital is key towards proper implementation of features like Feed Forward Equalization (FFE), programmable output swing and power management states.

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about Analog Front End IP cores

What is 6-bit, 1 GSPS High Performance AFE in 28nm CMOS?

6-bit, 1 GSPS High Performance AFE in 28nm CMOS is a Analog Front End IP core from Omni Design Technologies, Inc. listed on Semi IP Hub. It is listed with support for tsmc.

How should engineers evaluate this Analog Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP