Vendor: EnSilica Category: Analog Front End

AGC Control and data plane core

The eSi-AGC core provides the control and data plane interfaces to an AGC module.

Contact Provider Request Datasheet

Overview

The eSi-AGC core provides the control and data plane interfaces to an AGC module. The signal processing in the core consists of a sliding energy estimate and saturation detection.

Key features

  • Sliding window energy estimator on IQ input samples
  • Decibel conversion
  • Clipping detection with median filter
  • Configurable setpoint
  • Configurable hysteresis to avoid hunting around the setpoint
  • Configurable fast AGC descent on detecting regular clipping
  • •un-time control of latency for input data following a change in AGC value
  • AXI4-Streaming inputs and outputs
  • APB configuration
  • Verilog 2001

Benefits

  • Simple standard interfacing
  • Low-gate count

Applications

  • Multi-standard wireless receivers
  • Software defined radios (SDR) accelerator
  • OFDM synchronization

What’s Included?

  • RTL
  • Testbench
  • Synthesis scripts
  • Documentation
  • MATLAB and C++ bit exact model

Specifications

Identity

Part Number
eSi-AGC
Vendor
EnSilica
Type
Silicon IP

Provider

EnSilica
HQ: UK
EnSilica is a leading fabless design house focused on custom ASIC design and supply for OEMs and system houses, and IC design services for companies with their own design teams. The company has world-class expertise in supplying custom analog, mixed signal and digital IC’s to its international customers in the automotive, industrial, healthcare and consumer markets. The company also offers a broad portfolio of core IP covering cryptography, Radar and communications systems. EnSilica has a track record in delivering high quality solutions to demanding industry standards.
Contact EnSilica

Learn more about Analog Front End IP core

How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC

Based on the system specification of a typical smart meter, this article demonstrates the importance of carefully selecting the power metering IP solution so that its specification matches the standard requirements and copes with the application challenges. This article then pinpoints thoroughly the various issues that must be taken into account for the selection of the Silicon IP and helps identify the possible trade-offs between the performance of the Mixed-signal Front-end (MFE) and that of the Power and energy Computation Engine (PCE).

Modeling and Verification of Mixed Signal IP using SystemVerilog in Virtuoso and NCsim

In this paper we present a methodology to model and verify a mixed-signal IP using SystemVerilog in Virtuoso and NCsim. We take our 12.5Gbps transmitter (TX) design as an example to explain the method we propose. This TX is designed to operate at programmable data rates from 1.25Gbps – 12.5Gbps and to support requirements of multiple serial protocols like USB, PCIe, and SATA. Interaction between AFE and Digital is key towards proper implementation of features like Feed Forward Equalization (FFE), programmable output swing and power management states.

Is there a "one-size fits all" SOC PLL?

Like most types of circuits, there is no such thing as a "one size fits all" PLL. This article will explore the trade-offs in PLL performance and design and look for a solution to most SOC PLL needs.

Frequently asked questions about Analog Front End IP cores

What is AGC Control and data plane core?

AGC Control and data plane core is a Analog Front End IP core from EnSilica listed on Semi IP Hub.

How should engineers evaluate this Analog Front End?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Analog Front End IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP