Vendor: Creonic Category: Channel Coding

4G LTE/LTE-A Turbo Decoder

LTE and LTE (LTE-A) are the mobile broadband standard of the 4th generation.

Overview

LTE and LTE Advanced (LTE-A) are the mobile broadband standard of the 4th generation. Current LTE installtion provides data rates of up to 300 Mbit/s. LTE-A increases the throughput to up to 1 Gbit/s.

The LTE/LTE-A IPCore is an advanced, customer proven implementation of the standardized 3GPP turbo code. The turbo decoder was designed forbase station and user equipment applications. However, the high flexibility in block lengths and code rates makes it the ideal fir for further applications.

Key features

  • Compliant with 3GPP Release 8 LTE turbo decoding
  • Compliant with 3GPP Release 10 LTE Advanced turbo decoding
  • Support for codeword CRC and up to four transport block CRCs

Benefits

  • Silicon-Proven
  • Up to 1.0 Gbit/s payload throughput
  • Scalable architecture
  • Low-power and low-complexity design
  • Latency free CRC check for code word and transport block CRCs
  • Configurable amount of turbo decoder iterations for trading-off throughput and error correction performance
  • Soft output information available
  • Design-time configuration of input quantization
  • Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model

Applications

  • Base stations (BS)
  • User equipment (UE)
  • Applications with the need for a wide
    range of code rates and block lengths
  • Further High-throughput Applications

What’s Included?

  • VHDL source code or synthesized netlist
  • HDL simulation models e.g. for Aldec’s Riviera-PRO
  • VHDL testbench
  • bit-accurate Matlab, C or C++ simulation model
  • comprehensive documentation

Specifications

Identity

Part Number
CREONIC TURBO 4G LTE LTE-A
Vendor
Creonic
Type
Silicon IP

Files

Note: some files may require an NDA depending on provider policy.

Provider

Creonic
HQ: Germany
Creonic is an ISO 9001:2015 certified provider of ready-for-use IP cores for wired, wireless, fiber, and free-space optical communications. All relevant digital signal processing algorithms are covered, including, but not limited to, forward error correction, modulation, equalization, and demodulation. The company offers the richest product portfolio in this field, covering standards like 3GPP 5G, DVB-S2X, DVB-RCS2, CCSDS, andWiFi. The products are applicable for ASIC and FPGA technologies and comply with the highest requirements with respect to quality and performance. For more information, please visit our website at www.creonic.com .

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is 4G LTE/LTE-A Turbo Decoder?

4G LTE/LTE-A Turbo Decoder is a Channel Coding IP core from Creonic listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP