Vendor: Liancheng Zhixin, Inc. Category: Channel Coding

(2048,1723) LDPC decoder for IEEE 802.3an 10GBASE-T

The LDPC IP is a specialized encoder and decoder for Low-density parity-check codes, specifically designed for the 802.3an standa…

Overview

The LDPC IP is a specialized encoder and decoder for Low-density parity-check codes, specifically designed for the 802.3an standard. Within the IEEE 802.3an 10GBASE-T standard, the (2048,1723) RS-LDPC code has been integrated as the designated forward error correction technique.

Key features

  • Strong error correction performance
  • Optimized method significantly lower the error floor at minimal cost
  • High throughput with low complexity hardware
  • Early termination technique

Benefits

  • Simulation with Intel CPU / with Modelsim & Matlab / with CUDA GPU
  • Xilinx FPGA proven with Vivado 2022.2

Applications

  • ethernet phy

What’s Included?

  • Source Code for Matlab simulation and matrix information
  • Source Code for fast simulation on Nvidia GPU
  • Verilog HDL Source Code
  • IP Verification Environment
  • FPGA Verification Environment Reference Design
  • IP User Guide
  • IP Test Documantation
  • Integration support including consulting

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
LCZX-201 (2048,1723) LDPC decoder for IEEE 802.3an 10GBASE-T
Vendor
Liancheng Zhixin, Inc.
Type
Silicon IP

Provider

Liancheng Zhixin, Inc.
HQ: China
Our corporation has been working in the related fields for many years. We are committed to providing customers with efficient, low-cost, easy-to-use IP to jointly promote the development of integrated circuit industry.

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is (2048,1723) LDPC decoder for IEEE 802.3an 10GBASE-T?

(2048,1723) LDPC decoder for IEEE 802.3an 10GBASE-T is a Channel Coding IP core from Liancheng Zhixin, Inc. listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP