Vendor: Small World Communications Category: Channel Coding

CCSDS SCCC Encoder

The SCE02C is a very high speed 4 state CCSDS compatible serial concatenated convolutional code (SCCC) encoder with frame marker,…

Contact Provider Request Datasheet

Overview

The SCE02C is a very high speed 4 state CCSDS compatible serial concatenated convolutional code (SCCC) encoder with frame marker, frame descriptor, coded symbols from QPSK to 64APSK, optional pilot symbols and programmable pseudo-randomiser.

Key features

  • 4 state CCSDS compatible serially concatenated convolutional code (SCCC) encoder
  • Code rates from 0.355 to 0.899
  • Data lengths from 5758 to 43678 bits
  • Interleaver sizes from 8640 to 65520 bits
  • Symbol interleaver sizes from 16200 to 48600 bits with QPSK, 8PSK, 16APSK, 32APSK or 64APSK modulation and 8100 coded symbols
  • Optional 6-bit coded symbol or 12-bit inphase (I) and quadrature (Q) output
  • Includes 256 symbol frame marker, 64 symbol frame descriptor and optional pilot symbols with programmable I and Q pseudo randomiser
  • Continuous coded symbol data out
  • Up to 575 MHz internal clock
  • Up to 1.14 Gbit/s encoding speed with 213 MHz symbol clock
  • 1191 6-input LUTs and 30 18kB RAMB18s
  • Asynchronous logic free design
  • Available as EDIF and VHDL core for Xilinx FPGAs under SignOnce IP License. ASIC, Intel/Altera, Lattice and Microsemi/Actel cores available on request.

Block Diagram

SCE02C block diagram

What’s Included?

  • Xilinx VHDL and EDIF Core
  • VHDL testbench generation software

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
SCE02C
Vendor
Small World Communications

Provider

Small World Communications
HQ: Australia
Small World Communications was started in January 1997 and is located in Adelaide, Australia. We specialise in error control decoder products for programmable gate arrays.
Contact Small World Communications

Learn more about Channel Coding IP core

Practical Considerations of LDPC Decoder Design in Communications Systems

This paper covers some practical aspects of designing the LDPC decoder starting from comparison between different techniques, different decoders parameters or standards, the effect of those parameters on the LDPC performance, also it discusses the algorithm selection process, and floating point implementation process.

Audio Transport in DisplayPort VIP

DisplayPort uses Secondary Data Packets (SDPs), which are transported over the Main-Link that are not main video stream data. This allows it to carry audio and video simultaneously. The VIP supports audio transmission both in the original mode as defined in the specification as well as just as any other SDP being transmitted.

Frequently asked questions about Channel Coding IP cores

What is CCSDS SCCC Encoder?

CCSDS SCCC Encoder is a Channel Coding IP core from Small World Communications listed on Semi IP Hub.

How should engineers evaluate this Channel Coding?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Channel Coding IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP