Vendor: Techno Mathematical Co., Ltd. Category: Data Compression

1:6 Fixed Length Visually Lossless Compression/Decompression

Suppressing the degradation of image quality by the original comp./decomp.

Overview

Suppressing the degradation of image quality by the original comp./decomp. processing, drastic reductions of Memory amount and Bandwidth could be realized.
This enables the high-performance and cost reduction for systems.

Key features

  • Partial Update
  • Random access
  • No rate control needed
  • Easy bandwidth compression/decompression control
  • Constant throughput
  • Compact circuitry
  • Simple control and interface

Block Diagram

What’s Included?

  • Encrypted RTL
  • Datasheets
  • Verification environment
  • Synthesis constraint
  • Bit accurate model

Files

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
TM273M3
Vendor
Techno Mathematical Co., Ltd.

Provider

Techno Mathematical Co., Ltd.
HQ: Japan
"DMNA" is our proprietary algorithm. We have been developing systems and solutions based on our core compression technology, which has been cultivated through our high quality software and hardware development technology using "DMNA". We will continue to contribute to the realization of a prosperous society through the resolution of our customers' IT issues.

Learn more about Data Compression IP core

Evaluating Lossless Data Compression Algorithms and Cores

Data compression plays a critical role in modern computing, enabling efficient storage and faster transmission of information. Among lossless data compression algorithms, GZIP, ZSTD, LZ4, and Snappy have emerged as prominent contenders, each offering unique trade-offs in terms of compression ratio, speed, and resource utilization. This white paper evaluates these algorithms and their corresponding hardware cores, providing an in-depth comparison to help developers and system architects choose the optimal solution for their specific use case.

Firmware Compression for Lower Energy and Faster Boot in IoT Devices

The phrase “IoT” for Internet of Things has exploded to cover a wide range of different applications and diverse devices with very different requirements. Most observers, however, would agree that low energy consumption is a key element for IoT, as many of these devices must run on batteries or harvest energy from the environment.

IP Core for an H.264 Decoder SoC

This paper presents the development of an IP core for an H.264 decoder. This state-of-the-art video compression standard contributes to reduce the huge demand for bandwidth and storage of multimedia applications. The IP is CoreConnect compliant and implements the modules with high performance constraints.

Frequently asked questions about Data Compression IP

What is 1:6 Fixed Length Visually Lossless Compression/Decompression?

1:6 Fixed Length Visually Lossless Compression/Decompression is a Data Compression IP core from Techno Mathematical Co., Ltd. listed on Semi IP Hub.

How should engineers evaluate this Data Compression?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Data Compression IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP