Tensilica Expands Dataplane Processor R&D Center in Pune, India
Plans for 50 Percent Growth in Headcount This Year
Pune, INDIA - April 23, 2012 - Tensilica, Inc. today announced that it has moved its research and development center in Pune, India, to a new building, doubling the space previously available. Tensilica plans to increase headcount by at least 50 percent in the next year. Over the past six years, employees at Tensilica's Pune R&D center have become essential developers of Tensilica's dataplane processors (DPUs), which are used by chip designers to perform complex signal processing tasks, such as audio and baseband processing.
"The engineers in our Pune design center are an integral part of our R&D team, and they've tackled some of the most demanding projects," stated Jack Guedj, Tensilica's president and CEO. "We've asked them to take on several challenges and they've proven they have the background to do an excellent job in many engineering areas."
Some of the projects Tensilica engineers have been working on in Pune include: audio and speech codecs for Tensilica's HiFi audio DSPs (digital signal processors), libraries, design verification, application engineering, and the IDE (integrated development environment) for Tensilica's DPUs.
"I'm extremely proud of the team we've assembled here in Pune," stated Subodh Shukla, director of the Pune R&D center. "We've been able to hire some of the top talent from across India because we can offer engineers the opportunity to grow and learn about leading edge processor/DSP architecture and chip design."
About Tensilica
Tensilica, Inc. is the leader in dataplane processor IP cores. Dataplane processors (DPUs) combine the best capabilities of DSPs and CPUs while delivering 10 to 100x the performance because they can be optimized using Tensilica's automated design tools to meet specific and demanding signal processing performance targets. Tensilica's DPUs power SOC designs at system OEMs and seven out of the top 10 semiconductor companies for designs in mobile wireless, telecom and network infrastructure, computing and storage, and home and auto entertainment. For more information on Tensilica's patented, benchmark-proven DPUs visit www.tensilica.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- M31 Opens Bangalore R&D Design Center in India Expands Recruitment of Global Talent
- Xilinx Opens Development Centre In India To Strengthen Global R&D Ecosystem
- Imagination Technologies Opens Development Centre in Pune, India
- Xilinx Adds India Centre as Global R&D Hub
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack