Synopsys adds timing-defect option to test generator, boosts design-for-test compiler <!-- verification -->
![]() |
Synopsys adds timing-defect option to test generator, boosts design-for-test compiler
By Semiconductor Business News
October 29, 2001 (11:58 a.m. EST)
URL: http://www.eetimes.com/story/OEG20011029S0033
BALTIMORE--At the International Test Conference here today, Synopsys Inc. announced new advanced test modeling technology that will more than triple the capacity of the company's design-for-test complier software, while increasing the tool's speed by seven times without impacting IC-layout optimization features. The Mountain View, Calif.-based company also announced a new option to its automatic test pattern generation products, called TeraMax ATPG, which enables designers to detect timing-related defects during manufacturing test. The enhancements are aimed at enabling test technology to keep up with the growing complexity of IC designs. According to Synopsys, up to half of manufacturing defects in today's IC designs are timing related, and these problems may not be caught without specifically targeting delay defects. Synopsys said its TetraMAX DelayTest is a structured, scan-based approach to delay testing that's compatible with low-cost automatic test equipment. "Achieving fully testable semiconductor devices today requires that DFT [design-for-test] products stay ahead of the design complexity curve," said Antun Domic, senior vice president and general manager of Synopsys' Nanometer Analysis and Test Business Unit. He said Synopsys has included a new breakthrough test modeling technology into its DFT complier to handle complex multi-million gate system-on-chip designs. "This new test modeling technology is based on the proposed IEEE P1450.6 Core Test Language (CTL) standard," Domic said. The new capability in Synopsys' DFT compiler will be available in December. Current customers using the DFT compiler will receive this new capability at no additional charge as a maintenance update, the company said. Pricing for the new compiler begins at $22,500 for a one-year technology subscription license. The DelayTest option to TetraMAX ATPG is now available with prices beginning at $36,660 for a one-year subscription license. FONT>
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- Synopsys Advances Silicon Lifecycle Management to Accelerate Data Transport and Significantly Reduce Test Time
- Synopsys Demonstrates Industry's First Interoperability of PCI Express 6.0 IP with Intel's PCIe 6.0 Test Chip
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
- Cypress to Provide Programmable Clock Generator Timing Solutions For Rambus XDR Memory Systems
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025