Sofics Analog I/O's and ESD clamps proven for TSMC 16nm, 12nm and 7nm FinFET processes
First eight customers integrate Sofics ESD protection in their high-speed SerDes
Belgium, October 28, 2019 – Sofics bvba (www.sofics.com), a leading semiconductor integrated circuit IP provider announced that its TakeCharge® Electrostatic Discharge (ESD) portfolio is silicon proven on TSMC’s advanced 16nm, 12nm and 7nm FinFET processes. More than 80 fabless companies use Sofics solutions to enable higher performance, higher robustness and to reduce design time and cost while designing SoC’s.
Interface ESD protection in FinFET technology is challenging. FinFET circuits are very sensitive to ESD stress, but the traditional ESD concepts are not effective anymore. “We have invested in bringing our proprietary ESD portfolio to the most advanced FinFET technology,” said Koen Verhaege, CEO of Sofics.
“SoC designers need custom analog I/O or ESD cells for some applications including high-speed or wireless interfaces, low power or high voltage tolerant pads. However, designing custom ESD cells is quite cumbersome in such advanced technology in terms of the high cost and potential risk.”
“Sofics has silicon proven solutions, reducing time-to-market and optimizing customer profit by mitigating the risk, expenses and delays of ESD re-design. We are proud that 8 fabless licensees are using our IP and expertise to design their FinFET SoCs.”
TakeCharge cells as well as robust I/O solutions are readily available from Sofics. You can find more information about FinFET ESD and Analog I/O solutions from Sofics on the website: https://www.sofics.com/index.php?view=sofics-finfet
About Sofics
Sofics stands for “Solutions for ICs.” We are a foundry independent IP provider with a track record in on-chip robustness for ESD, EOS and EMC. Leveraging an extensive patent portfolio, more than 80 licensees and product proof in more than 50 processes, generates on average every day one new IC volume production release including Sofics IP.
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Sofics Releases Analog IO's and ESD protection clamps for Advanced Applications using TSMC 7nm FinFET process
- Graphcore Selected 16nm FinFet ESD Solutions from Sofics for its Transformative Artificial Intelligence Processor
- Sofics, ICsense Merge ESD and I/O Technologies, Deliver 3.3V Signalling on Icera's 40nm, 1.8V I/O Baseband Chip
- Moortec to show off its advances in PVT monitoring for 40nm, 28nm, 16nm, 12nm and 7nm at ARM TechCon in San Jose
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs