Rambus Signs Agreement to Acquire Silicon IP and Secure Protocols Business from Verimatrix
SUNNYVALE, Calif. – Sep. 11, 2019 – Rambus Inc. (NASDAQ: RMBS), a premier silicon IP and chip provider making data faster and safer, today announced it has signed an asset purchase agreement to acquire the Silicon IP and Secure Protocols business of Verimatrix (Euronext Paris: VMX), formerly Inside Secure, for $65 million in cash. With the proposed acquisition, the world-class embedded security teams, products and expertise from Verimatrix and Rambus will combine to create the industry’s most comprehensive portfolio of silicon-proven security IP and chip provisioning solutions.
As previously announced, the parties have entered into an exclusivity agreement with respect to the proposed transaction as of September 3, 2019. This acquisition is expected to close this year and is subject to customary closing conditions, including certain regulatory approvals.
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Rambus to Acquire Silicon IP and Secure Protocols Business From Verimatrix, Creating Global Authority in Semiconductor Security IP
- Rambus Completes Acquisition of the Verimatrix Silicon IP, Secure Protocols and Provisioning Business
- Synopsys Enters Definitive Agreement with GlobalFoundries For Sale of Processor IP Solutions Business
- Verimatrix Enters into Exclusivity Agreement to Sell its Silicon IP Business Unit to Rambus
Latest News
- Socionext Collaborates with Arm to Advance AI Data Center Infrastructure with Arm Total Design
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open