Rambus invests $5 million in NurLogic, sees synergy in business models
Rambus invests $5 million in NurLogic
By Semiconductor Business News
January 22, 2001 (4:06 p.m. EST)
URL: http://www.eetimes.com/story/OEG20010122S0043
SAN DIEGO -- NurLogic Design Inc. here today announced $5 million in funding from Rambus Inc., which is helping the four-year-old company to finance development of new communications and connectivity chip technologies. Privately-held NurLogic supplies high-speed chip technologies for broadband CMOS and silicon-germanium (SiGe) ICs. Rambus, the developer of wide-bandwidth DRAMs and memory interfaces, sees the investment as a "natural fit given the synergy between the two companies' business models, high-speed I/O technologies, and share vision for future connectivity requirements," said Kevin Donnelly, vice president of the Network Connections Division at Rambus. "As part of the agreement, both companies will work together to ensure NurLogic's future products interface with Rambus' serial link technologies for broader industry deployment," added the Rambus vice president, based in Los Altos, Calif. The $5 million investment marks the first ti me that NurLogic has received funding from another company in the past four years. According to company officials, NurLogic is profitable. "NurLogic has been seeking a strategic investor in order to more fully exploit today's explosive growth in the connectivity and communications markets," said Dave Matty, president and CEO of the San Diego company. "Rambus is an ideal partner for us in that they offer the potential for product collaboration based on a shared vision for high-speed connectivity. NurLogic will also benefit from the experience of Rambus' successful pioneering work in the IP industry." In addition to licensing its Rambus DRAM architecture, Rambus has begun collecting additional royalties for its patents in high-speed synchronous DRAM interfaces, and it is involved in lawsuits with Infineon, Micron, and Hyundai.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Rambus Initiates $100 Million Accelerated Share Repurchase Program
- Chips&Media Signs $5 Million IP License Agreement, Marking First NPU IP Contract
- New NurLogic, Get2Chip Program Targets System-On-Chip Designers
- NurLogic Partners With MOSIS to Offer Standard Cell and I/O Library Components With Low Volume Wafer Accessibility At Leading Foundries
Latest News
- Alchip Appoints Freddy Engineer Chief Business Officer and North America General Manager
- Perceptia Devices and Dolphin Semiconductor Partner to Deliver Best-in-Class IP Portfolio Covering Power Management, Clocking, High-Quality Audio and In-Situ Monitoring
- TSMC Chases Soaring AI Demand
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems