Eureka Technology Supports PLB Bus Interface for Most of Its Popular IP Cores
Los Altos, California, February 11th, 2010 - Eureka Technology, a leading provider of system connectivity IP cores for SoC and FPGA designs, today announces the availability of the CoreConnect™ PLB™ Bus interface option for most of its IP core products. PLB Bus is the native interface standard for PowerPC and Power Architecture-based embedded processors and the Xilinx MicroBlaze™ CPU. By supporting the PLB™ bus interface standard, Eureka’s IP cores can be integrated seamlessly with any SoC design based on these standard CPU cores.
"Eureka Technology has a large selection of features rich IP cores designed for SoC and FPGA implementations," said Simon Lau, president of Eureka Technology. "Most of our IP cores such as SD/MMC controllers and NAND Flash memory controllers already support a wide selection of bus interfaces including AXI, AHB, APB, Wishbone, Avalon, and SH4 buses. The addition of PLB bus interface enables us to address virtually all our customers’ interface design needs from a single source."
Adding the PLB bus interface option to the wide variety of IP cores offer by Eureka Technology creates endless combinations of bridge applications for its customers. A sample of such designs include PLB to AHB bridge, PLB to PCI bridge, PLB to Wishbone bridge, or PLB SD controller in addition to PLB-based SDRAM controller, DMA and NAND Flash controllers. These IP cores feature PLB slave and PLB master as required. All of these IP cores can be implemented in any SoC and FPGA technology. These cores are available immediately in Verilog, VHDL, and FPGA netlist formats.
About Eureka Technology
Eureka Technology Inc. is a leading Intellectual Property (IP) core provider to ASIC/SoC, FPGA and system designers. The company develops and markets innovative IP cores that enable its customers to create and produce differentiating products. Eureka offers a wide range of silicon proven system core logic and peripheral functions to be used with different CPU and peripheral bus standards including PLB™, AXI™, AHB™, PowerPC™, PCI Express™, PCI™, Cardbus™, SDR/DDR SDRAM, NAND Flash, SD memory™, SDIO™, MultiMedia Card (MMC) CompactFlash™ and PCMCIA™. These IP cores offer advanced features, allowing customers to create product differentiation while improving time-to-market and reducing development costs. Located in the heart of Silicon Valley, California, Eureka Technology has licensed hundreds of IP cores to leading semiconductor and system companies worldwide. For additional information on the company and product offerings, please visit our website at http://www.eurekatech.com or send an email to info@eurekatech.com.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Intel joins CHIPS Alliance to promote Advanced Interface Bus (AIB) as an open standard
- Introducing PCIe 4.0 PHY IP Cores in 7nm for a reliable, Low area and High-Speed Interface Peripheral slot for all your High-End Devices
- Introducing T2M's impressive collection of Silicon Proven, Automotive Grade Interface IP Cores
- CAN 2.0 and LIN 2.2 Controller IP Cores with ASIL B, C and D packages for High-End Automotive and Consumer Applications
Latest News
- SAICEC and Siemens to accelerate chip-to-vehicle validation using digital twin technology
- StarFive Launches New Product, Achieving RISC-V’s Breakthrough in Large-Scale Data Center Commercialization
- d-Matrix and Alchip Announces Collaboration on World's First 3D DRAM Solution to Supercharge AI Inference
- d-Matrix and Andes Team on World's Highest Performing, Most Efficient Accelerator for AI Inference at Scale
- Ceva Receives 2025 IoT Edge Computing Excellence Award from IoT Evolution World