Nitero Achieves First-Pass Silicon Success for Industry's First Mobile 60GHz SoC Using Synopsys DesignWare IP for PCI Express and Tools
High-Quality DesignWare IP, Verification IP and Galaxy Design Platform Tools Deliver Lower Power, Smaller Area and Faster Time-to-Market for Wi-Fi Networking SoC
MOUNTAIN VIEW, Calif. -- Nov. 11, 2014 -- Synopsys, Inc. (Nasdaq:SNPS), a global leader providing software, IP and services used to accelerate innovation in chips and electronic systems, today announced that Nitero achieved first-pass silicon success for its NT4600, the industry's first 60GHz Wi-Fi system-on-chip (SoC) built for low-power mobile applications, using Synopsys' DesignWare® IP, Verification IP and the Galaxy™ Design Platform. Nitero integrated the PCI Express® 2.0 Controller IP in less than one month, gaining a head start over its competition in the fast-moving mobile industry. Nitero selected Synopsys because of its high-quality, small area and low-power IP, as well as for its industry-leading design tools. These tools include the Design Compiler® RTL synthesis solution with power optimization and PrimeTime® timing and power analysis tool, two key components of the Galaxy Design Platform.
"Developing a low-power mobile SoC that incorporates both analog/mixed-signal IP and RF technology was challenging, so we needed IP and tools that were proven to work the first time," said Sebastian Ahmed, vice president of engineering, Nitero. "After evaluating several vendors, we selected Synopsys DesignWare IP, Verification IP and Galaxy Design Platform as it provided a seamless, end-to-end design experience, helping us meet our aggressive tapeout schedule and achieve first-silicon success."
"Designers rely on Synopsys to provide high-quality IP and tools that will help them mitigate risk and deliver successful products to the market on schedule," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "As a leading provider of tools and IP, with more than 1,000 PCI Express design wins, Synopsys enables companies like Nitero to gain a competitive edge and focus engineering resources on differentiating portions of its designs."
Availability
The DesignWare Controller IP for PCI Express technology is silicon-proven and available now. Synopsys Verification IP, Design Compiler and PrimeTime are available now.
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controller, PHY and next-generation verification IP, analog IP, embedded memories, logic libraries, processor solutions and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and customized IP subsystems for rapid integration of IP into SoCs. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) accelerates innovation in the global electronics market. As a leader in electronic design automation (EDA) and semiconductor IP, Synopsys delivers software, IP and services to help engineers address their design, verification, system and manufacturing challenges. Since 1986, engineers around the world have been using Synopsys technology to design and create billions of chips and systems. Learn more at http://www.synopsys.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Synopsys Optimizes DesignWare IP for PCI Express 4.0 Architecture to Reduce Latency by up to 20 Percent
- Synopsys and Arm Strengthen Collaboration for Faster Bring-Up of Next-Generation Mobile SoC Designs on the Most Advanced Nodes
- Synopsys Demonstrates Industry's First Interoperability of PCI Express 6.0 IP with Intel's PCIe 6.0 Test Chip
- Synopsys' DesignWare IP for PCI Express with Support for Low-Power Sub-States Successfully Taped Out in Multiple Designs
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology