Lattice Expands Ultra-Low Power sensAI Stack with Optimized Solutions for Always-On, On-Device AI
CNN accuracy with flexible milliwatt FPGA solutions; New reference designs for human presence and hand gesture recognition with scalable performance/power
PORTLAND, OR – September 25, 2018 – Lattice Semiconductor Corporation (NASDAQ: LSCC) today unveiled expanded features of the company’s popular Lattice sensAI™ stack designed to speed time-to-market for developers of flexible machine learning inferencing in consumer and industrial IoT applications. Building on the ultra-low power (1 mW-1 W) focus of the sensAI stack, Lattice is releasing new IP cores, reference designs, demos and hardware development kits that provide scalable performance and power for always-on, on-device artificial intelligence (AI) applications.
“Flexible, low-power, always-on, on-device AI is increasingly a requirement in edge devices that are battery operated or have thermal constraints. The new features of the sensAI stack are optimized to address this challenge, delivering improved accuracy, scalable performance, and ease-of-use, while still consuming only a few milliwatts of power,” said Deepak Boppana, Senior Director, Product and Segment Marketing, Lattice Semiconductor. “With these enhancements, sensAI solutions can now support a variety of low-power, flexible system architectures for always-on, on-device AI.”
Examples of the architectural choices that sensAI solutions enable include:
- Stand-alone iCE40 UltraPlus / ECP5 FPGA based always-on, integrated solutions, with latency, security, and form factor benefits.
- Solutions utilizing iCE40 UltraPlus as an always-on processor that detects key-phrases or objects, and wakes-up a high performance AP SoC / ASIC for further analytics only when required, reducing overall system power consumption.
- Solutions utilizing the scalable performance/power benefits of ECP5 for neural network acceleration, along with IO flexibility to seamlessly interface to on-board legacy devices including sensors and low-end MCUs for system control.
Updates to the sensAI stack include:
- IP Cores – New CNN Compact Accelerator IP core for improved accuracy on iCE40 UltraPlus FPGA, and enhanced CNN Accelerator IP core for improved performance on ECP5 FPGAs
- Software Tools – Updated neural network compiler tool with improved ease-of-use and both Caffe and TensorFlow support for iCE40 UltraPlus FPGAs
- Reference Designs – New human presence detection and hand gesture recognition reference designs and demos
- Modular Hardware Platforms – New iCE40 UltraPlus development platforms including Himax HM01B0 UPduino Shield, and DPControl iCEVision Board
- Design Service Partners – New vehicle classification and package detection demos from sensAI Design Services Partners
The Lattice sensAI partner eco-system continues to expand worldwide with new design service and IP partners focused on enabling smart home, smart factory, smart city, and smart car applications.
“Lattice’s low power, small size FPGAs and neural network IP cores and tools, will significantly accelerate adoption of artificial intelligence at the edge,” said Amit Vashi, Chief Operating Officer, Softnautics, a sensAI Design Services partner. “With our expertise in machine learning, we are proud to be working closely with Lattice to enable sensAI solution deployments as evident by our jointly developed vehicle classification demo using ECP5 FPGAs”.
About Lattice Semiconductor
Lattice Semiconductor (NASDAQ: LSCC) is a leader in smart connectivity solutions at the network edge, where the “things” of IoT live. Our low power FPGA and video ASSP products deliver edge intelligence, edge connectivity, and control solutions to the industrial, consumer, communications, computer, and automotive markets. Our unwavering commitment to our global customers enables them to accelerate their innovation, creating an even better and more connected world. For more information about Lattice please visit www.latticesemi.com.
Related Semiconductor IP
Related News
- Renesas Develops Automotive SoC Functional Safety Technologies for CNN Accelerator Cores and ASIL D Control Combining World-Class Performance and Power Efficiency
- DMP Released Next-Generation AI Accelerator IP “ZIA A3000 V2” – Industry-leading PPA efficiency to propel the future of edge AI –
- Synopsys Announces Industry's First Ultra Ethernet and UALink IP Solutions to Connect Massive AI Accelerator Clusters
- Lattice Simplifies Optical Ethernet System Management Interfaces
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations