CEVA Announces Availability of CEVA-MM3101, a Programmable, Low Power Imaging and Vision Platform for Camera-Enabled Devices
- Platform uniquely supports image pipeline processing, image enhancement and embedded vision features, including video stabilizer, face detection, gesture recognition and augmented reality
- CEVA-MM3101 on show at CES 2012 demonstrating gesture recognition capabilities
MOUNTAIN VIEW, Calif. - January 04, 2012 – CEVA, Inc. (NASDAQ: CEVA); (LSE: CVA), the leading licensor of silicon intellectual property (SIP) platform solutions and DSP cores today announced the availability of the first imaging and vision platform based on its CEVA-MM3000™ architecture framework. CEVA-MM3101™ is a fully programmable, low power platform developed to meet the advanced image and vision processing use-cases in camera-enabled devices, including smartphones, tablets and smart TVs.
The CEVA-MM3101 platform integrates video and imaging functions that today are distributed among multiple processor engines, to address the image and video pipeline, image enhancement, embedded vision applications and image encoding functions. Instead of using fixed-function engines or running these functions on the main application processor, the CEVA-MM3101 is specifically architected to support all of these functions on a single processor, resulting in a 20X reduction in power consumption when compared to CPU-based solutions. In addition, the powerful CEVA-MM3101 enables a new level of high-performance image enhancements and embedded vision applications that are not feasible on RISC CPU based designs. For example, the CEVA-MM3101 is capable of processing video streams of 1080p, or 8 megapixel images at 12 frames per second, simultaneously with advanced performance-driven features such as video stabilization, color correction, wide dynamic range (WDR), face detection and gesture recognition.
Eran Briman, vice president of marketing at CEVA commented: “The critical role that high-performance DSP technology plays in mobile and digital home applications is being brought to the forefront by the advent of new video, image and embedded vision applications. Traditional combinations of hardwired blocks and general-purpose CPUs are no longer capable of delivering the required flexibility, power efficiency and performance for these fast-changing market trends. The CEVA-MM3101 specifically targets these highly-complex applications and offers customers the ability to deliver cost-efficient, low-power and differentiated solutions through software.”
Embedded Vision Breaks New Ground
To address the burgeoning area of embedded vision, CEVA has collaborated with CEVAnet partner eyeSight to deliver a comprehensive offering for Human Machine Interface (HMI), based on the CEVA-MM3101 platform. eyeSight’s offering includes hand gesture recognition and virtual mouse user interface technology using finger tracking for multiple users in various conditions. CEVA and eyeSight will demonstrate a range of real-world applications for this technology at CES 2012.
“I congratulate CEVA for developing a powerful platform, integrating imaging and vision-related technologies,” commented Jeff Bier, founder of the Embedded Vision Alliance (http://www.Embedded-Vision.com). “Next-generation mobile and consumer devices are rapidly adopting embedded vision capabilities including gesture-based user interfaces and object recognition for applications such as augmented reality games, security, and navigation. Implementing this type of visual intelligence in consumer products requires a combination of high processing performance, programmability, energy efficiency, and low cost. Fielding a licensable processing subsystem specifically targeting embedded vision applications is an excellent step forward for CEVA and the industry.”
Development Tools and Support
The CEVA-MM3101 platform is supported by a robust Software Development Toolkit that includes an optimizing C-compiler, IDE, debugger, simulators and profiler. The user-friendly IDE helps developers implement, debug, optimize and run code on the platforms. To aid Vector Processor optimization, the IDE provides a view into all core and memory resources. As part of the solution, the CEVA-MM3101 includes a comprehensive library of video and imaging functions, including image pipeline kernels, linear and non-linear filters, pre and post-processing functions, face detection, video codec kernels and more.
To learn more about the CEVA-MM3101, visit www.ceva-dsp.com/ISP.
Availability
The CEVA-MM3101, platform is currently available for licensing. For more information, contact sales@ceva-dsp.com.
About CEVA, Inc.
CEVA is the world’s leading licensor of silicon intellectual property (SIP) DSP cores and platform solutions for the mobile handset, portable and consumer electronics markets. CEVA’s IP portfolio includes comprehensive technologies for cellular baseband (2G / 3G / 4G), multimedia (HD video, Image Signal Processing (ISP) and HD audio), voice over packet (VoP), Bluetooth, Serial Attached SCSI (SAS) and Serial ATA (SATA). In 2010, CEVA's IP was shipped in over 600 million devices, powering handsets from 7 out of the top 8 handset OEMs, including Nokia, Samsung, LG, Motorola, Sony Ericsson and ZTE. Today, more than one in every three handsets shipped worldwide is powered by a CEVA DSP core. For more information, visit www.ceva-dsp.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Vayyar Selects Cadence Tensilica Vision DSP for Advanced Millimeter Wave 3D Imaging Radar Solution
- MulticoreWare Inc. Becomes CEVA's Trusted Partner for Imaging & Computer Vision
- Pinnacle Imaging Systems Announces Denali 3.0 Soft ISP & HDR Sensor Module for New Xilinx Kria SOM Platform and Vision AI Starter Kit
- Inuitive Partners With Arteris IP for the Next Generation of Vision Processing for Edge Devices
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers