Green Mountain adds simulation tool to verification suite
Green Mountain adds simulation tool to verification suite
By Michael Santarini, EE Times
July 3, 2000 (12:58 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000703S0032
SAN MATEO, Calif. Green Mountain Computing Systems Inc. has announced a new simulation technology that provides accelerated timing simulation of Vital models. Called Vital Speed, the add-on to the company's VHDL Studio environment includes a special-purpose simulation kernel developed from the ground up specifically for Vital simulation, the company said. Scott Thibault, president of Green Mountain (South Burlington, Vt.), said, "The new technology in Vital Speed allows us to provide FPGA designers with a high-performance solution for post-route timing simulation while remaining in the price range of the low-cost FPGA tools. Vital Speed is two times faster than a competing simulator that includes a built-in version of the Xilinx Vital library." Vital Speed was designed as an integrated component of Green MountainÕs VHDL design and verification suite, VHDL Studio, which enables simulation of Vital mo dels with standard VHDL. Vital Speed currently supports simulation of Xilinx FPGAs, and Green Mountain plans to include support for other FPGA vendors later this year. VHDL Studio with Vital Speed, available immediately, sells for $2,395 on Linux and Windows systems.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Simulation testbench gives green light for advanced WiMax system development
- Evatronix SA Selects MunEDA Tool Suite WiCkeD
- Allinea Announces ARM 64-Bit Development Tool Suite
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack