Green Mountain adds simulation tool to verification suite
![]() |
Green Mountain adds simulation tool to verification suite
By Michael Santarini, EE Times
July 3, 2000 (12:58 p.m. EST)
URL: http://www.eetimes.com/story/OEG20000703S0032
SAN MATEO, Calif. Green Mountain Computing Systems Inc. has announced a new simulation technology that provides accelerated timing simulation of Vital models. Called Vital Speed, the add-on to the company's VHDL Studio environment includes a special-purpose simulation kernel developed from the ground up specifically for Vital simulation, the company said. Scott Thibault, president of Green Mountain (South Burlington, Vt.), said, "The new technology in Vital Speed allows us to provide FPGA designers with a high-performance solution for post-route timing simulation while remaining in the price range of the low-cost FPGA tools. Vital Speed is two times faster than a competing simulator that includes a built-in version of the Xilinx Vital library." Vital Speed was designed as an integrated component of Green MountainÕs VHDL design and verification suite, VHDL Studio, which enables simulation of Vital mo dels with standard VHDL. Vital Speed currently supports simulation of Xilinx FPGAs, and Green Mountain plans to include support for other FPGA vendors later this year. VHDL Studio with Vital Speed, available immediately, sells for $2,395 on Linux and Windows systems.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- Simulation testbench gives green light for advanced WiMax system development
- Evatronix SA Selects MunEDA Tool Suite WiCkeD
- Allinea Announces ARM 64-Bit Development Tool Suite
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing