Digital Core Design announces D6802 8-bit Microprocessor Core
- The Intellectual Property (IP) provider - Digital Core Design has announced the release of a new - D6802 - 8-bit Microprocessor IP Core. The D6802 microprocessor IP core is fully compatible with 6802 industry standard in range of pins, cycle and instructions set. The IP core is designed especially for effortless migration to System on Chip solutions either ASIC or FPGA and gives capability of developing existing system features. The D6802 is a technology independent VHDL or VERILOG design that can be implemented in a variety of process technologies and can be fully customized accordingly to customer needs.
D6802 is delivered with fully automated testbench and complete set of tests allowing easy package validation at each stage of SoC design flow. Customer can select VHDL, VERILOG HDL Source code, and FPGA Netlists depending on what is preferred. Core is licensed under Single Design or Unlimited Designs options. For further details please contact DCD.
For more information please see DCD web site.
About Digital Core Design
DCD is a private Intellectual Property (IP) Core provider and System-on-Chip (SoC) design house, an expert in IP cores architecture improvements. DCD sells its products and services directly and through its global distribution network. DCD offers VHDL and Verilog high performance and synthesizable IP cores for a speed optimized 8-, 16- and 32-bit processors, peripherals, serial interfaces, floating point arithmetic units and coprocessors. The functionality of IP solutions offered by DCD were up to date appreciated by over 200 licenses sold to over 150 customers worldwide, such as: INTEL, SIEMENS, PHILIPS, TOYOTA, MAXIM, RAYTHEON, OSRAM, GENERAL ELECTRIC, FARADAY, SAGEM, FLEXTRONICS and GOODRICH. DCD also became a member of first-class branch partner programs as: AMPP of ALTERA, AllianceCORE of XILINX, ispLeverCORE Connection of LATTICE and IP Catalyst of SYNOPSYS. For more information, please visit: www.dcd.pl.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- ChipIdea announces the silicon validation of CI3350hf, a Dual 8 Bit 105MHz Pipeline ADC
- MIPS Technologies and TSMC form strategic alliance to deliver "hard" versions of MIPS 32 and 64 Bit Processor Cores
- CMX announces CMX-MicroNet Networking stack for 8- and 16-Bit Processors
- Xicor Expands Real Time Clock Family with Integrated 256K bit of Embedded Memory and System Management Functions
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack