MoSys Announces First Shipment and Sample Availability of its Bandwidth Engine IC
SANTA CLARA, Calif.--January 11, 2011 -- MoSys (NASDAQ: MOSY), a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs, today announced sample availability and the shipment of its first Bandwidth Engine® integrated circuit (IC) devices in December 2010.
For many years the performance of processors in applications such as computing and networking has approximately doubled every 18 months; however, system memory architecture and capability have not kept pace, creating a significant barrier to improving overall equipment performance. The Bandwidth Engine family of ICs represents a breakthrough for next-generation networking systems. The unique architecture of the Bandwidth Engine IC combines MoSys' patented 1T-SRAM® high-density embedded memory with its ultra high-speed 10.3 Gigabits per second (Gbps) SerDes interface (I/O) technology and an arithmetic logic unit (ALU). The Bandwidth Engine family of products delivers unprecedented bandwidth to next generation networking applications enabling up to four times the throughput, two to four times the density, approximately 40 percent lower system power and a system cost savings of up to 50 percent, compared with today’s available alternative solutions.
“In February 2010, we announced our intent to bring to market a revolutionary new networking memory chip architected for use in 40Gbps/100Gbps Gigabit Ethernet routers. In July 2010, we announced the tape-out of Bandwidth Engine, and today I am pleased to announce that we met our goal of sampling by year end 2010,” said Len Perham, President and CEO of MoSys. “This key achievement is a testament to the magnificent execution of our team. Customer and partner interest in Bandwidth Engine continues to be remarkably strong, and we are very excited about the substantial opportunity for the Bandwidth Engine family of ICs to provide a strong foundation for long-term growth and value creation at MoSys.”
Additional information about the Bandwidth Engine family of ICs is available at http://www.mosys.com/products.php?pid=29.
About MoSys, Inc.
MoSys, Inc. (NASDAQ: MOSY) is a leading architect of serial chip-to-chip communications solutions that deliver unparalleled bandwidth performance for next generation networking systems and advanced system-on-chip (SoC) designs. MoSys’ Bandwidth Engine™ family of ICs combines the company’s patented 1T-SRAM® high-density memory technology with its high-speed 10 Gigabits per second (Gbps) SerDes interface (I/O) technology. A key element of Bandwidth Engine technology is the GigaChip™ Interface, an open, CEI-11 compatible interface developed to enable highly efficient serial chip-to-chip communications. MoSys' IP portfolio includes SerDes IP and DDR3 PHYs that support data rates from 1 - 11 Gbps across a variety of standards. In addition, MoSys offers its flagship, patented 1T-SRAM and 1T-Flash® memory cores, which provide a combination of high-density, low power consumption, high-speed and low cost advantages for high-performance networking, computing, storage and consumer/graphics applications. MoSys IP is production-proven and has shipped in more than 370 million devices. MoSys is headquartered in Santa Clara, California. More information is available on MoSys' website at http://www.mosys.com.
Related Semiconductor IP
- JESD204D Transmitter and Receiver IP
- 100G UDP IP Stack
- Frequency Synthesizer
- Temperature Sensor IP
- LVDS Driver/Buffer
Related News
- MoSys Announces Breakthrough Bandwidth Engine ICs and Serial Chip-to-Chip Communications Interface for Next Generation Networking Applications
- Intilop corporation announces a record breaking lowest latency & highest bandwidth 10G bit TCP offload engine
- Altera Delivers Industry's First Interface Targeting MoSys's Serial, High-Density Bandwidth Engine Device
- Intilop announces a record breaking Ultra low latency & highest bandwidth 10G bit TCP offload engine SOC for Altera FPGA family
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers