Athena announces election of Dr Fred Taylor to IEEE Fellow
Gainesville, FL - February 14, 2005 - Athena today announced that their founder, chairman, and senior scientist, Dr. Fred Taylor, was recently elected an Institute of Electrical and Electronics Engineers (IEEE) Fellow for his outstanding contributions to high-performance digital signal processing. Taylor has been a key contributor to Athena's product and technology research and development efforts since he co-founded the company in 1986.
Taylor's election to IEEE Fellow, effective January 1, 2005, represents one of the Institute's most prestigious honors and the highest grade of membership in the organization. The grade of Fellow recognizes unusual distinction in the profession and is conferred only by invitation of the Board of Directors upon a person of outstanding and extraordinary qualifications and experience, who has made important individual contributions to his field.
Taylor is a pioneer in the field of residue arithmetic, an innovative method for reducing the complexity of high precision arithmetic when implemented in modern integrated circuits. In addition to his responsibilities at Athena, Taylor is a professor of Electrical and Computer Engineering and Computer and Information Sciences at the University of Florida. He is the Director of the High-Speed Digital Architecture Laboratory at the University of Florida. Taylor consults widely to federal agencies and commercial firms in the areas of digital signal processing, VLSI, and educational technology. Dr. Taylor has been principal or co-principal investigator on over 70 sponsored research projects, holds 4 U.S. patents, and has created numerous commercial software packages in digital signal processing. Taylor has authored 10 books on the subject of electronics and has published over 100 refereed journal articles.
About The Athena Group, Inc.
The Athena Group, Inc. of Gainesville, Florida licenses signal processing technology that delivers breakthrough performance, reduced area, and reduced power consumption in a broad range of SoC products. Athena technology is ideal for leading edge applications such as secure e-commerce, wireless communications, and video compression.
Athena was founded in 1986 and is privately held.
Taylor's election to IEEE Fellow, effective January 1, 2005, represents one of the Institute's most prestigious honors and the highest grade of membership in the organization. The grade of Fellow recognizes unusual distinction in the profession and is conferred only by invitation of the Board of Directors upon a person of outstanding and extraordinary qualifications and experience, who has made important individual contributions to his field.
Taylor is a pioneer in the field of residue arithmetic, an innovative method for reducing the complexity of high precision arithmetic when implemented in modern integrated circuits. In addition to his responsibilities at Athena, Taylor is a professor of Electrical and Computer Engineering and Computer and Information Sciences at the University of Florida. He is the Director of the High-Speed Digital Architecture Laboratory at the University of Florida. Taylor consults widely to federal agencies and commercial firms in the areas of digital signal processing, VLSI, and educational technology. Dr. Taylor has been principal or co-principal investigator on over 70 sponsored research projects, holds 4 U.S. patents, and has created numerous commercial software packages in digital signal processing. Taylor has authored 10 books on the subject of electronics and has published over 100 refereed journal articles.
About The Athena Group, Inc.
The Athena Group, Inc. of Gainesville, Florida licenses signal processing technology that delivers breakthrough performance, reduced area, and reduced power consumption in a broad range of SoC products. Athena technology is ideal for leading edge applications such as secure e-commerce, wireless communications, and video compression.
Athena was founded in 1986 and is privately held.
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- AlphaICs welcomes IEEE Fellow Michael Shebanow as Chief Technology Officer
- Eliyan Appoints former head of Facebook/Meta AI infrastructure Dr. Jason Taylor to Board of Directors
- TSMC Announces Dr. Mark Liu Not to Participate in Next Board of Directors Election
- D&R and INICORE join forces in launching the U.S. office of D&R
Latest News
- QuickLogic eFPGA Hard IP Selected by Chipus for 12 nm High Performance Data Center ASIC
- TTTECH releases 10 Gbit TSN-End Point IP Integration Kit to enable rapid TSN adoption in mission-critical applications
- Quintauris and IAR Join Forces to Advance Functional Safety Software for RISC-V Automotive Real-time Applications
- Ceva Announces Commencement of Underwritten Public Offering of Common Stock
- Access Advance Welcomes Xiaomi to HEVC Advance and VVC Advance Patent Pools as a Licensor and Licensee