Athena CTO to Speak at 2015 Xilinx Security Working Group
Jon Mellott to Present Advanced Anti-Tamper Memory Encryption Challenges & Solutions
Gainesville, FL- September 10, 2015 - The Athena Group, Inc. (Athena), a leading provider of security, cryptography, anti-tamper (AT), and signal processing IP cores, today announced that Dr. Jon Mellott, Athena’s CTO, will be a featured speaker at the Xilinx Security Working Group (XSWG), October 13-14 in Longmont, Colorado. Dr. Mellott will discuss Athena’s InCipher™ memory protection in the context of system AT solutions at this year’s XSWG.
“Threat vectors continue to evolve, and AT solutions must evolve to keep pace,” said Dr. Mellott. “Athena has developed powerful AT technologies that are now available as IP solutions for the most challenging system-level problems. Our InCipher IP core directly addresses a number of challenges to providing random access to encrypted memory, including performance, system integration, and hardware resource requirements.”
Dr. Mellott leads Athena’s innovative and experienced team that architects best-in-class products: security microprocessors with unmatched hardware efficiency and programmable flexibility, dedicated accelerators for cryptography and security protocols, a comprehensive set of tamper-resistant security cores with SCA/DPA countermeasures developed under a Developer agreement with Rambus’ Cryptography Research division, highly optimized FFTs and signal processing cores for communications applications, and related technologies.
About Athena´s InCipher™ Inline Memory Encryptor
Inline memory encryptors provide secure random access to data and programs stored in vulnerable bulk memory devices, such as RAM or Flash. This enables applications to execute using the protected memories directly, without requiring the application to manage transfers of sensitive data to on-chip memories.
About Xilinx Security Working Group
xilinx.events.performark.com/programs/xilinx-security-working-group-1/events/xswg-us
The Xilinx Security Working Group (XSWG) is an UNCLASSIFIED annual 2-day event put on by Xilinx that brings together customers (both A&D and commercial), representatives from academia, ecosystem partners and various government agencies in order to cover topics such as (but not limited to): Supply Chain Protections, Anti-Tamper (AT), Secure Boot and Runtime Security.
About The Athena Group, Inc.
Athena is a leading provider of security, cryptography, anti-tamper, and signal processing IP cores to many of the world’s largest semiconductor companies, defense contractors, and OEMs, as well as emerging providers. Embedded in millions of ASIC and FPGA devices, Athena technologies enable high-value solutions where security and performance are mission critical ─ defense and aerospace, vehicle safety (V2V, V2X, telematics), networking and communications, satellites, cellular base stations, handsets, the Internet of Things (IoT), and more.
For more information, visit www.athena-group.com.
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related News
- Accellera Announces Proposed Working Group to Explore Clock Domain Crossing Standard
- Accellera Announces the Formation of the Clock Domain Crossing Working Group
- OIF Marks 25th Anniversary, Launches New Physical & Link Layer Working Group Electrical Project and Adds 112G VSR Clause to CEI 5.0 IA at Q1 Technical and MA&E Committees Meeting
- TWAIN Working Group joins RISC-V International community to develop secure IoT document scanning solutions
Latest News
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support
- Arm Q1 FYE26 Revenue Exceeds $1 Billion for Second Consecutive Quarter
- 1‑VIA Expands Globally with New India R&D Office in Pune to Accelerate Innovation in Data Center Connectivity