Altera Adopts the Mentor Graphics Veloce Hardware Emulator to Accelerate Time-to-Market for their Next-Gen Products
WILSONVILLE, Ore., January 24, 2012—Mentor Graphics Corp. (NASDAQ: MENT), a leader in high-performance system verification solutions, today announced that Altera, a leader in innovative custom logic solutions, has adopted the Veloce® emulator platform for the accelerated verification of its next-generation products. Altera’s solutions target a wide range of applications, including automotive, broadcast, computer and storage, consumer, industrial, medical, military, test and measurement, wireless, and wireline.
Altera chose the Veloce platform due to its high runtime performance, fast compiler technology, ease-of-use, excellent debug capabilities, and the ability to mix transaction-based acceleration and traditional in-circuit emulation (ICE) modes of operation. Additionally, the ability to use the Veloce platform as a shared resource across their global development teams was a considerable benefit to Altera.
“The level of integration in leading-edge FPGAs requires that we leverage the most sophisticated emulation and verification tools so that we can achieve our time-to-market goals, performance requirements, and minimize design risks in our latest device portfolio,” said David Moore, director, software and IP engineering at Altera. “Using Mentor’s Veloce platform lets us quickly and accurately exercise hardware designs at performance levels orders of magnitude higher than that achievable by RTL simulation and enables greatly reduced debug cycles as a result.”
The Veloce platform, with dual mode accelerator and emulator, provides high performance for both transaction-based verification and traditional in-circuit emulation (ICE). With an extensive portfolio of both physical and virtual vertical market solutions, the Veloce platform is the platform of choice for multimedia, networking, wireless, storage, and embedded systems applications.
”We have worked closely with Altera to provide the best possible emulation solution that meets Altera’s needs and allows them to accurately verify their next-generation designs,” said Eric Selosse, Mentor Emulation Division (MED) vice president and general manager. “We are delighted that Altera benefits from our latest-generation Veloce emulators, and that they have adopted our high-performance, transaction-based acceleration (TBX), and iSolve™ vertical solutions for the validation of industry-standard on-chip protocols.”
About Mentor Graphics
Mentor Graphics Corporation (NASDAQ: MENT) is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world’s most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues over the last 12 months of about $915 million. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. World Wide Web site: http://www.mentor.com/.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- NXP Adopts Mentor Graphics’ Veloce Hardware Emulator to Accelerate Time-To-Market for their HDTV and Set-Top-Box Chip Sets
- Mentor Graphics Veloce Power Application Redefines Power Analysis Flow
- Mentor Graphics Veloce VirtuaLAB Adds Next-Generation Protocols for Leading-edge Networking Designs
- Mentor Graphics Veloce Emulation Platform Supports Andes Processors
Latest News
- Socionext and Innatera Introduce Integrated 60 GHz FMCW Radar and Neuromorphic Edge AI for Human Presence Detection
- MIPI Specifications for Embedded Audio, Ambient AI, Smart Camera, IoT and Medical to be Featured at 2026 embedded world Exhibition & Conference
- M31 Validates MIPI M-PHY v5.0 IP on 4nm, Advances 3nm Development to Enable UFS 4.1 Applications
- ASICLAND Partners with Daegu Metropolitan City to Advance Demonstration and Commercialization of Korean AI Semiconductors
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security