Altera to Feature High-Performance Memory Interface and PCI Express Solutions at Denali MemCon 2006
San Jose, Calif., September 11, 2006 -- Altera Corporation (NASDAQ:ALTR) will showcase its high-performance solutions for memory interfaces and PCI Express applications at Denali MemCon San Jose 2006. These demonstrations will show how Altera’s complete FPGA solutions enable designers to overcome design challenges, reduce design risk, maximize performance and accelerate time-to-market.
Visitors to Altera’s booth will see the following demonstrations:
- Stratix® II DDR2 SDRAM 667 Mbps
- PCI Express Development Board, Stratix II GX Edition
Technical experts from Altera will deliver presentations examining each of the following technologies:
- “Simplified Solutions for High-Speed Memory Interfaces Using Altera® FPGAs”
Wednesday, September 13, 2006
Track A: DRAM: Devices, Technologies and Roadmaps
Presenter: Sanjay Charagulla, System Architect
Time: 11:30 a.m.–Noon
- “Designing PCI Express-Based Systems Using FPGAs”
Thursday, September 14, 2006
Track B: PCI Express Technology
Presenter: Aashish Malhotra, IP and Technology Product Marketing Manager
Time: 1:30 p.m.–2:00 p.m.
September 12–14, 2006
Where:Denali MemCon San Jose
Altera Booth 414
Santa Clara Convention Center
5001 Great America Pkwy
Santa Clara, California 95054
Phone: (408) 748-0700
For more information or to register for Denali MemCon, visit www.denali.com/memcon/sanjose2006.html.
Related Semiconductor IP
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
Related News
- MemCon San Jose 2006 to Feature Windows Vista Symposium
- Rambus Announces Comprehensive PCI Express 5.0 Interface Solution
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys PCI Express IP Adds System-Level Data Protection Features for High-Performance Cloud Computing SoCs
Latest News
- Cadence Reports Fourth Quarter and Fiscal Year 2025 Financial Results
- Renesas Develops 3nm TCAM Technology Combining High Memory Density and Low Power, Suitable for Automotive SoCs
- RaiderChip showcases the evolution of its local Generative AI processor at ISE 2026
- ChipAgents Raises $74M to Scale an Agentic AI Platform to Accelerate Chip Design
- Avery Dennison announces first-to-market integration of Pragmatic Semiconductor’s chip on a mass scale