Altera's 28-nm Stratix V FPGA Selected by Infinera For Use in DTN-X Multi-Terabit Packet-Optical Transport Network Platform
Stratix V FPGAs Provide Infinera with Early Access to Highest-Performance FPGA Technology
San Jose, Calif., October 21, 2011 – Altera Corporation (Nasdaq: ALTR) today announced its 28-nm Stratix® V GX FPGAs were selected by Infinera for use in its recently announced DTN-X multi-terabit packet-optical transport network (P-OTN) platform. Infinera is the latest company to select the industry’s highest-performance FPGA for use in next-generation systems. Stratix V GX FPGAs deliver the performance and bandwidth necessary to enable 100-GbE traffic in the DTN-X platform’s 100-Gigabit Ethernet (GbE) line cards.
“Infinera continuously pushes the boundaries of technology with our solutions. To do so requires partnering with companies like Altera who also are at the leading edge of technology,” said Drew Perkins, co-founder and chief technology officer of Infinera. “When we evaluated the alternatives for our next-generation DTN-X platform, Altera was very appealing because of their high-performance 28-nm Stratix V FPGAs that deliver best-in-class SERDES capabilities. Stratix V GX FPGAs enabled us to successfully demonstrate 100-Gigabit Ethernet performance in our DTN-X platform, meaning we can get to market sooner.”
Today’s unprecedented growth in Internet traffic requires operators rapidly upgrade their networks to meet demand. The DTN-X platform was designed specifically to meet today’s increasing bandwidth demands by offering global operators a seamless transition from 10-GbE, to 40-GbE and 100-GbE data rates. The scalability, simplicity and efficiency of Infinera’s DTN-X platform ultimately help global network operators migrate their networks according to their future bandwidth needs. Altera’s Stratix V GX FPGAs are used specifically to enable 100 GbE on the DTN-X platform.
Stratix V FPGAs are built to meet the requirements of next-generation 100-GbE system designs. Stratix V GX FPGAs deliver optimal bandwidth by providing integrated 14.1-Gbps transceivers with hardened 100G PCS functions on a 28-nm high-performance (28HP) process technology. The high-performance FPGA provides system designers an accelerated time-to-market advantage with reduced risk compared to ASIC or ASSP solutions. Using Stratix V FPGAs, designers can implement current 100-GbE standards and easily adapt their designs to future enhancements.
“Because of the increasing demand for more bandwidth, service providers are looking at emerging 100-GbE standards for their next-generation line card options,” said Vince Hu, vice president of product and corporate marketing at Altera. “Our Stratix V FPGAs enable early adopters like Infinera to better serve these service providers by rapidly designing in high-performance, high-bandwidth technologies like 100 GbE into their leading-edge DTN-X platform.”
Availability
Stratix V GX FPGAs are currently shipping. For more information on the devices, contact your local Altera sales representative or visit www.altera.com/pr/stratix5. To view a white paper that highlights how Altera's FPGAs are addressing 100-GbE line card design challenges, visit http://www.altera.com/literature/wp/wp-01128-stxv-100gbe-linecard.pdf.
About Altera
Altera® programmable solutions enable system and semiconductor companies to rapidly and cost-effectively innovate, differentiate and win in their markets. Find out more about Altera's FPGA, CPLD and ASIC devices at www.altera.com.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Algo-Logic Systems Launches Industry-First 40Gbps TCP Endpoint on Altera Stratix V for Datacenter Acceleration
- Altera Unveils 28-nm Stratix V FPGA Family
- Altera's Stratix V FPGAs Provide RLDRAM 3 Memory Support
- Altera's Stratix V FPGAs Break Through Performance Barriers with Industry's First Single-Chip, Dual 100G Transponder
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack