UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy
Overview
UMC 28nm HPC process standard synchronous HVT periphery high density single port low power SRAM memory compiler with row redundancy
Technical Specifications
Foundry, Node
UMC 28nm
UMC
Pre-Silicon:
28nm
HLP
,
28nm
HPC
,
28nm
HPM
,
28nm
LP
Related IPs
- High Density Single Port Multi-banks SRAM Compiler
- Single Port SRAM Compiler GF22FDX Low Power
- Single Port SRAM compiler - Memory optimized for ultra high density and low power - 3ML- compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and low power - Deep N Well supported - compiler range up to 320 k
- Single Port SRAM compiler - Memory optimized for high density and speed - Dual Voltage - Compiler range up to 640 kbits
- Single Port SRAM compiler - Memory optimized for high density and low power - Dual Voltage - compiler range up to 320 k