SMIC 65nm LL Standard analog IO
Key Features
- Standard analog IO;
- Cell Size (Width * height) 50um * 123um;
- Work voltage: 1.8V~3.3V analog input/output;
- SMIC 65nm Mixed Signal and RF Salicide 1.2V/2.5V low leakage Process;
- Suitable for 7, 8 and 9 layers application (single top metal);
- Suitable for 7, 8, 9 and 10 layers application (double top metal);
Technical Specifications
Foundry, Node
SMIC 65nm LL
Maturity
Silicon Proven
SMIC
Silicon Proven:
65nm
LL
Related IPs
- DDR2/DDR3/DDR3L/LPDDR/LPDDR2/LPDDR3 6 in one combo IO with auto calibration - 40nm LL
- Single Wire Protocol (SWP) Master Analog Front End (AFE) compliant with the ETSI 102.613 standard
- Single Wire Protocol (SWP) Slave Analog Front End (AFE) compliant with the ETSI 102.613 standard
- GF 65nm 3.3V Standard Cell Library
- 28nm Wirebond IO library with dynamically switchable 1.8V/ 3.3V GPIO, 5V I2C open-drain, 1.8V & 3.3V analog, OTP program cell, and HDMI & LVDS protection macros - featured across a variety of metal stack and pad configuration options
- A 65nm Wirebond IO library with 1-3.3V GPIO, 3.3V pulse-width modulation cell, I2C & SVID open-drain, 3.3V & 5V analog and OTP program cell