Vendor: Synopsys, Inc. Category: Single-Protocol PHY

USB4 PHY in Samsung (SF4X)

The USB4 IP solution is based on the USB4 specification from the USB Implementer Forum (USB-IF).

Contact Provider Request Datasheet
USB4 View all specifications

Overview

The USB4 IP solution is based on the USB4 specification from the USB Implementer Forum (USB-IF). The USB4 IP offering includes device router, controllers, PHYs with support for the USB Type-C™ connectivity specification, and verification IP. These elements enable quick development of advanced chip designs incorporating the 20 Gbps and 40 Gbps USB4 standard.
The USB4 IP is targeted for integration into SoCs for edge AI, mass storage devices, PCs, and tablets. The USB4 PHY, Router and Controller IP allow designers to maximize power efficiency for extended battery life. The  USB4 IP enables the fastest USB data transfer speeds while lowering overall power consumption.
As the leading supplier of USB IP, Synopsys provides designers with a high- performance, low-power, and area-efficient IP solution, for cost-effective integration into system-on-chip designs. 

Key features

  • Supports 40 Gbps, 20 Gbps, 10 Gbps, and 5 Gbps data rates
  • x1 and x2 configurations (USB 3.2 and USB 3.1 PHY only)
  • Low active and standby power
  • Small area for low silicon cost
  • USB Type-C connectivity support available (external party Type-C Port Controller not included)
  • Designed for advanced process nodes (12nm and below)

Benefits

  • Supports USB4, USB 3.2, DisplayPort with HDCP 2.3 security, PCI Express, and Thunderbolt 3 connectivity protocols through USB Type-C connectors and cables
  • Supports USB4 20Gbps and USB4 40Gbps
  • Supports USB 3.2 SuperSpeed and Enhanced SuperSpeed: Gen 1 at 5 Gbps, Gen 2 at 10 Gbps, and Gen 2x2 at 20 Gbps
  • Multi-lane operation for USB4 and USB 3.2 peripherals
  • Backwards compatible to previous Synopsys USB controllers to leverage existing drivers
  • DesignWare USB4 PHYs, routers, and controllers offer high-performance throughput
  • USB4 router IP tunnels USB, PCIe and DisplayPort protocol traffic while optimizing bandwidth
  • Supports PIPE and UTMI+ PHY interfaces
  • Architectural features reduce power consumption

Applications

  • Mass storage devices
  • Artificial intelligence edge devices
  • Display and docking applications
  • Cloud computing
  • Automotive applications

What’s Included?

  • GDSII
  • LEF
  • LIB
  • Simulation model
  • Testbench
  • Databook

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Specifications

Identity

Part Number
dwc_usb4phy_samsung
Vendor
Synopsys, Inc.
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB4

Provider

Synopsys, Inc.
HQ: USA
Synopsys is a leading provider of high-quality, silicon-proven semiconductor IP solutions for SoC designs. The broad Synopsys IP portfolio includes logic libraries, embedded memories, analog IP, wired and wireless interface IP, security IP, embedded processors and subsystems. To accelerate IP integration, software development, and silicon bring-up, Synopsys’ IP Accelerated initiative provides architecture design expertise, pre-verified and customizable IP subsystems, hardening, and signal/power integrity analysis. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market.
Contact Synopsys, Inc.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB4 PHY in Samsung (SF4X)?

USB4 PHY in Samsung (SF4X) is a Single-Protocol PHY IP core from Synopsys, Inc. listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP