Vendor: VEGA Semiconductor Category: Single-Protocol PHY

Mini-LVDS TX and RX PHY

The T180BCDLVDSV1 IP is a mini-LVDS TX and RX PHY based on TSMC 180nm BCD process.

Contact Provider Request Datasheet
TSMC 180nm BCDG2 Available on request View all specifications

Overview

The T180BCDLVDSV1 IP is a mini-LVDS TX and RX PHY based on TSMC 180nm BCD process. It is suitable for the interface between the timing controller and column drivers.

Key features

  • Process: TSMC 180nm 1.8V/5V 1P6M BCD process
  • Area: 1750um x 850um
  • RX
    • Total 4 RX data lanes and two RX clock lanes
    • Input data rate: 56Mbps ~ 336Mbps
    • 1:56 serial to parallel ratio
    • Input voltage range: 0V to 1.4V
    • Input differential threshold: +/- 100mV
    • One lane current consumption: AVDD_RX: 0.6mA, AVDD18:1.4mA
    • One lane leakage< 1uA
  • TX
    • Total 4 TX data lanes and two TX clock lanes
    • Output data rate: 56Mbps ~ 336Mbps
    • 56:1 parallel to serial ratio
    • Output common mode voltage: 0.6V to 1.4V
    • Adjustable Tx Clock output driving(x1,x2,x3,x5): 1.75mA/3.5 mA/5.25 mA/8.75 mA
    • Tri-state and power off for individual Tx Data/Clock output
    • One lane current consumption: AVDD_TX(x1): 2.6mA, AVDD18:0.2mA
    • One lane leakage< 5uA
  • Operated Ambient Temperature: Ta = -40 ~ 85°C
  • Operated Junction Temperature: Tj = -40~125°C

Block Diagram

T180BCDLVDSV1 block diagram

Silicon Options

Foundry Node Process Maturity
TSMC 180nm BCDG2 Available on request

Specifications

Identity

Part Number
T180BCDLVDSV1
Vendor
VEGA Semiconductor

Provider

VEGA Semiconductor
HQ: Taiwan
VEGA SEMICONDUCTOR Corp. is a leading fabless ASIC design company providing Analog and Mixed-Signal IP Cores.
Contact VEGA Semiconductor

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is Mini-LVDS TX and RX PHY?

Mini-LVDS TX and RX PHY is a Single-Protocol PHY IP core from VEGA Semiconductor listed on Semi IP Hub. It is listed with support for tsmc Available on request.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP