Vendor: Green Mountain Semiconductor Inc. Category: Single-Protocol PHY

LPDDR4x Secondary/Slave (memory side!) PHY

This LPDDR4X PHY is a memory-side interface IP normally found implemented within commodity DRAM products.

TSMC 7nm N7+ Available on request View all specifications

Overview

This LPDDR4X PHY is a memory-side interface IP normally found implemented within commodity DRAM products. Green Mountain Semiconductor's LPDDR4X IP provides the unique opportunity to transmit data between a variety of devices such as AI coprocessors, in-memory compute solutions and emerging memory products.

This is a memory side (Slave-side) interface for AI processors and other ASICS seeking the latest high speed, low power LPDDR interface protocols for general purpose data transfer, while adhering to the well known and well defined LPDDR4X standard as specified by JEDEC.

This IP is designed for 7nm TSMC but can be ported to other logic processes. It is also suitable for a wide variety of memories such as DRAM, SRAM as well as emerging memories including non-volatile memories, with appropriate modifications.

Key features

  • JEDEC standard LPDDR4X @ 4267 Mb per second per pin.
  • Flexible channel architecture – 16- or 32-bit data path widths, supporting either single x32 channel or two x16 channels – 64-bit support, supporting two x32 channels
  • Support for byte-mode DRAM devices for high capacity systems
  • ZQ Calibration
  • Command Bus Training
  • VREF(CA/DQ) Training
  • WCK-to-CK Training
  • Duty Cycle Adjust/Monitor Training

Benefits

  • Supports JEDEC standard LPDDR4X
  • Secondary/memory side PHY
  • Custom implementations available

Applications

  • Artificial Intelligence Coprocessors
  • In-Memory Computing
  • Emerging Memory Products desiring DRAM standard compatibility
  • General purpose low power high bandwidth data communication

What’s Included?

  • Hard IP

Files

Note: some files may require an NDA depending on provider policy.

Silicon Options

Foundry Node Process Maturity
TSMC 7nm N7+ Available on request

Specifications

Identity

Part Number
gms_lpddr4x
Vendor
Green Mountain Semiconductor Inc.

Provider

Green Mountain Semiconductor Inc.
HQ: United States
Green Mountain Semiconductor Inc. was founded in 2014 by a team of engineers experienced in leading edge memory product development. Focusing on innovation around low power solutions, GMS continues to innovate around emerging memories, in-memory computing solutions and AI accelerators.

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is LPDDR4x Secondary/Slave (memory side!) PHY?

LPDDR4x Secondary/Slave (memory side!) PHY is a Single-Protocol PHY IP core from Green Mountain Semiconductor Inc. listed on Semi IP Hub. It is listed with support for tsmc Available on request.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP