Vendor: Naneng Microelectronics Category: Single-Protocol PHY

USB2.0 PHY

Contact Provider Request Datasheet
USB 2.0 View all specifications

Key features

  • Support USB HS and FS working mode
  • Fully comply with USB2.0 and USB1.1 specification
  • Comply with UTMI interface specification
  • Embeded Clock and Data Recovery (CDR)
  • Crystal-free option available
  • Embedded Bit Stuffing and data encoding function
  • Embedded Bit Un-Stuffing and decoding function
  • SYNC and EOP packet generation and detection
  • Programmable 8/16 bits parallel bus width
  • Embedded termination resistors
  • Do not need any external component
  • Built in self-test facility
  • Supports USB suspend state and wakeup
  • Ultra low power consumption

Block Diagram

USB2.0 PHY block diagram

Applications

  • TV / set-top box
  • Automotive / Medical appliance
  • Multimedia / Amusement Devices
  • Other consumer product

Specifications

Identity

Part Number
USB2.0 PHY
Vendor
Naneng Microelectronics
Type
Silicon IP

Standards & Interfaces

Supported Standards
USB 2.0

Files

Product Sheet Download

Note: some files may require an NDA depending on provider policy.

Provider

Naneng Microelectronics
HQ: China
Located at TianFu Software Park, Chengdu, P.R.C, Naneng Microelectronics is a leading edge semiconductor IP design and IP service provider in China and oversea market. With proprietary circuit design technology and progressive development, Naneng has achieved intellectual property on the physical layer IP for application like PCIE, USB3.1/USB3.0/USB2.0, JESD204B, V-By-One, as well as the next generation of high speed serial interface IP. Naneng’s efficient IP design team has average 10 years of industrial working experience and more than 30 successful mass production case in their career path? From 0.18um to 28nm technology node, Naneng has provided more than 10 types of different interface/auxiliary IP for various customers well-known enterprise, both domestic and overseas.
Contact Naneng Microelectronics

Learn more about Single-Protocol PHY IP core

UFS Goes Mainstream

UniversalFlash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniPro as well as eMMC form factors to simplify adoption and development.

Design IP Faster: Introducing the C~ High-Level Language

In this paper, we introduce a new high-level, dataflow programming language called C~ (“C flow”) that further increases productivity by raising the level of abstraction from behavioral descriptions, while overcoming the limitations of C for hardware design. We present the syntax and semantics of this language, and the framework that provides hardware and software code generation. This paper illustrates the benefits of using C~ for hardware design of a IEEE 802.3 MAC, synthesized for FPGA and for 90nm CMOS technology.

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage (UFS) was created for mobile applications and computer systems requiring high performance and low power consumption. These systems typically use embedded Flash based on the JEDEC standard eMMC. UFS was defined by JEDEC as the evolutionary replacement for eMMC offering significantly higher memory bandwidth. The standard builds on existing standards such as the SCSI command set, the MIPI Alliance M-PHY and UniProSM as well as eMMC form factors to simplify adoption and development.

Can MIPI and MDDI Co-Exist?

Since MIPI and MDDI standards both target interfaces to cameras and displays on mobile devices, are two separate standards really needed?

Frequently asked questions about Single-Protocol PHY IP

What is USB2.0 PHY?

USB2.0 PHY is a Single-Protocol PHY IP core from Naneng Microelectronics listed on Semi IP Hub.

How should engineers evaluate this Single-Protocol PHY?

Engineers should review the overview, key features, supported foundries and nodes, maturity, deliverables, and provider information before shortlisting this Single-Protocol PHY IP.

Can this semiconductor IP be compared with similar products?

Yes. Buyers can compare this product with similar semiconductor IP cores or IP families based on category, provider, process options, and structured technical specifications.

×
Semiconductor IP